A HIGH SPEED LOW POWER LATCHED COMPARATOR FOR SHA-LESS PIPELINED ADC

被引:2
|
作者
Zhao, Lei [1 ]
Yang, Yintang [1 ]
Zhu, Zhangming [1 ]
机构
[1] Xidian Univ, Inst Microelect, Xian 710071, Peoples R China
关键词
Latched comparator; high-speed; low dissipation; pipelined ADC;
D O I
10.1142/S0218126613500047
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A high speed low power latched comparator is presented. The bipolar junction structures are used to enhance latch speed, and the controller is proposed to reduce latch current drain while providing complementary metal oxide semiconductor (CMOS) level latch signals. The measured delay time of the comparator is 132.5 ps and the power consumption is 127 mu W at 100 MHz. The proposed circuit is used in a 14-bit 100-MSPS SHA-Less pipelined ADC, and is designed by ASMC 0.35-mu m 3.3V BiCMOS technology.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] A 14-bit 200-Ms/s SHA-Less Pipelined ADC With Aperture Error Reduction
    Yang, Peilin
    Wang, Xiao
    Wang, Chengwei
    Li, Fule
    Jiang, Hanjun
    Wang, Zhihua
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (09) : 2004 - 2013
  • [22] A 14-bit 200-Ms/s SHA-Less Pipelined ADC with Aperture Error Reduction
    Yang, Peilin
    Wang, Xiao
    Wang, Chengwei
    Li, Fule
    Jiang, Hanjun
    Wang, Zhihua
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2020, 28 (09): : 2004 - 2013
  • [23] Design and analysis of a high-speed comparator in a pipelined ADC
    Yang, Wen-Rong
    Wang, Jia-Dong
    HDP'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON HIGH DENSITY PACKAGING AND MICROSYSTEM INTEGRATION, 2007, : 340 - +
  • [24] A Novel Input Buffer Used For SHA-less Pipeline ADC
    Li, Liang
    Huang, Xingfa
    Xu, Mingyuan
    Shen, Xiaofeng
    Chen, Xi
    ADVANCES IN MECHATRONICS AND CONTROL ENGINEERING III, 2014, 678 : 501 - 504
  • [25] A DITHERING TECHNIQUE FOR SHA_LESS PIPELINED ADC
    Ning, Ning
    Du, Ling
    Chen, Hua
    Wu, Shuangyi
    Yu, Qi
    Liu, Yang
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2014, 23 (01)
  • [26] Low power and high-speed current latched comparator for weak current operations
    Weng, RM
    Chiang, CW
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 245 - 247
  • [27] A low-kickback-noise and low-voltage latched comparator for high-speed folding and interpolating ADC
    Zhang, Guohe
    Wang, Bo
    Liang, Feng
    Shao, Zhibiao
    IEICE ELECTRONICS EXPRESS, 2008, 5 (22): : 943 - 948
  • [28] A high-speed latched comparator with low offset voltage and low dissipation
    Zhangming Zhu
    Guangwen Yu
    Hongbing Wu
    Yifei Zhang
    Yintang Yang
    Analog Integrated Circuits and Signal Processing, 2013, 74 : 467 - 471
  • [29] A high-speed latched comparator with low offset voltage and low dissipation
    Zhu, Zhangming
    Yu, Guangwen
    Wu, Hongbing
    Zhang, Yifei
    Yang, Yintang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (02) : 467 - 471
  • [30] SHA-Less Pipelined ADC Converting 10th Nyquist Band with In-Situ Clock-Skew Calibration
    Huang, Pingli
    Hsien, Szukang
    Lu, Victor
    Wan, Peiyuan
    Lee, Seung-Chul
    Liu, Wenbo
    Chen, Bo-Wei
    Lee, Yung-Pin
    Chen, Wen-Tsao
    Yang, Tzu-Yi
    Ma, Gin-Kou
    Chiu, Yun
    IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,