A high-speed dynamic comparator with low-power supply voltage

被引：0
|
作者：
Ni, Ya-Bo [1 ,3 ]
Li, Ting [1 ,3 ]
Huang, Zheng-Bo [2 ,3 ]
Zhang, Yong [3 ]
Xu, Shi-Liu [1 ,3 ]
机构：
[1] Sci & Technol Analog Integrated Circuits Lab, Chongqing 400063, Peoples R China
[2] Xi An Jiao Tong Univ, Sch Elect & Informat Engn, Xian 710049, Shaanxi, Peoples R China
[3] CETC, 24th Insititute, Beijing, Peoples R China
来源：
2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT) | 2018年
基金：
中国国家自然科学基金;
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Generally, a dynamic latch comparator may include two inverters configured back to back to latch the result of comparison. One of the major factors affecting its speed is the power supply voltage, because the maximal Vgs (gate-source voltage) of MOS devices is power supply voltage. In this paper, a new structure of dynamic latch comparator is proposed for high-speed applications with low-power supply voltage. Each inverter includes a capacitor that decouples the gates of the PMOS and NMOS devices. Thus, the maximal Vgs is beyond what is allowed by the low-power supply voltage. The disclosed comparator is compared with previous dynamic comparators. For the same size of input/output transistors and latch as well as load capacitance with a 0.7 V power supply voltage, it achieves a x2 improvement in speed. Low-power technique is also adopted to reduce the power consumption of the latch. Therefore, the proposed comparator shows better performance in both speed and low power consumption in low-power supply voltage.
引用
收藏
页码：1087 / 1089
页数：3
相关论文
共 50 条
  • [21] A robust high-speed and low-power CMOS current comparator circuit
    Chen, L
    Shi, BX
    Lu, C
    2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS, 2000, : 174 - 177
  • [22] High-speed low-power sense comparator for multilevel flash memories
    Pierin, A
    Gregori, S
    Khouri, O
    Micheloni, R
    Torelli, G
    ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 759 - 762
  • [23] DESIGN OF A LOW-POWER HIGH-SPEED COMPARATOR IN 0.13μm CMOS
    Fouzy, B. B. A.
    Reaz, M. B. I.
    Bhuiyan, M. A. S.
    Badal, M. T. I.
    Hashim, F. H.
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 289 - 292
  • [24] A Low-Voltage Submicrowatt, High-Speed CMOS Dynamic Comparator
    Shakibaee, Fatemeh
    Gosselin, Benoit
    2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
  • [25] Low-Offset High-Speed CMOS Dynamic Voltage Comparator
    Gandhi, Priyesh P.
    Devashrayee, Niranjan M.
    INTELLIGENT COMMUNICATION, CONTROL AND DEVICES, ICICCD 2017, 2018, 624 : 209 - 217
  • [26] A low-offset low-power and high-speed dynamic latch comparator with a preamplifier-enhanced stage
    Folla, Jerome K.
    Crespo, Maria L.
    Wembe, Evariste T.
    Bhuiyan, Mohammad A. S.
    Cicuttin, Andres
    Essimbi, Bernard Z.
    Reaz, Mamun B. I.
    IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (01) : 65 - 77
  • [27] Low-power and high-speed VVLSI design with low supply voltage through cooperation between levels
    Sakurai, T
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 445 - 450
  • [28] A New Offset Cancelled Latch Comparator for High-Speed, Low-Power ADCs
    Dabbagh-Sadeghipour, Khosrov
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 13 - 16
  • [29] High-speed, low-power BiCMOS comparator using a pMOS variable load
    Boni, A
    Morandi, C
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (01) : 143 - 146
  • [30] Low-voltage low-power topology for high-speed applications
    Foroudi, N
    Fulga, S
    Suppiah, P
    Peirce, JNM
    PROCEEDINGS OF THE 2001 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2001, : 135 - 138
12345