Influence of grain size at first monolayer on bias-stress effect in pentacene-based thin film transistors

被引:15
作者
Zhang, Yiwei [1 ]
Li, Dexing [1 ]
Jiang, Chao [1 ]
机构
[1] Natl Ctr Nanosci & Technol, CAS Key Lab Standardizat & Measurement Nanotechno, Beijing 100190, Peoples R China
基金
中国国家自然科学基金;
关键词
FIELD-EFFECT TRANSISTORS; THRESHOLD VOLTAGE; TRANSPORT; DIELECTRICS; PERFORMANCE; NUCLEATION; MORPHOLOGY;
D O I
10.1063/1.4833251
中图分类号
O59 [应用物理学];
学科分类号
摘要
Threshold voltage shift under applied gate voltage is a key factor characterizing stability of organic thin-film transistors (OTFTs), while the physical mechanism is still controversial. In this study, we systematically examined the initial growth of pentacene polycrystalline films under different growth rates. Bias stress performance of the fabricated pentacene-based OTFTs was found to be highly related to the initial gain size of the pentacene films. Larger grain size at the first deposition layer led to smaller threshold voltage shift. The quantitative correlation can be described by a two-dimensional microscopic mobility model relating to the grains and grain boundaries. (C) 2013 AIP Publishing LLC.
引用
收藏
页数:4
相关论文
共 28 条
[1]   Exact island-size distributions for submonolayer deposition: Influence of correlations between island size and separation [J].
Bartelt, MC ;
Evans, JW .
PHYSICAL REVIEW B, 1996, 54 (24) :17359-17362
[2]   Operational Stability of Organic Field-Effect Transistors [J].
Bobbert, Peter A. ;
Sharma, Abhinav ;
Mathijssen, Simon G. J. ;
Kemerink, Martijn ;
de Leeuw, Dago M. .
ADVANCED MATERIALS, 2012, 24 (09) :1146-1158
[3]   Suppression of threshold voltage shifts in organic thin-film transistors with bilayer gate dielectrics [J].
Fukuda, Kenjiro ;
Suzuki, Tatsuya ;
Kobayashi, Takuma ;
Kumaki, Daisuke ;
Tokito, Shizuo .
PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2013, 210 (05) :839-844
[4]   Charge Trapping by Self-Assembled Monolayers as the Origin of the Threshold Voltage Shift in Organic Field-Effect Transistors [J].
Gholamrezaie, Fatemeh ;
Andringa, Anne-Marije ;
Roelofs, W. S. Christian ;
Neuhold, Alfred ;
Kemerink, Martijn ;
Blom, Paul W. M. ;
de Leeuw, Dago M. .
SMALL, 2012, 8 (02) :241-245
[5]   Gate bias stress in pentacene field-effect-transistors: Charge trapping in the dielectric or semiconductor [J].
Hausermann, R. ;
Batlogg, B. .
APPLIED PHYSICS LETTERS, 2011, 99 (08)
[6]  
Horowitz G, 1998, ADV MATER, V10, P365, DOI 10.1002/(SICI)1521-4095(199803)10:5<365::AID-ADMA365>3.0.CO
[7]  
2-U
[8]  
Horowitz G, 1998, ADV MATER, V10, P923, DOI 10.1002/(SICI)1521-4095(199808)10:12<923::AID-ADMA923>3.0.CO
[9]  
2-W
[10]   Charge Transport Model Based on Single-Layered Grains and Grain Boundaries for Polycrystalline Pentacene Thin-Film Transistors [J].
Hu, Yuanyuan ;
Wang, Liangmin ;
Qi, Qiong ;
Li, Dexing ;
Jiang, Chao .
JOURNAL OF PHYSICAL CHEMISTRY C, 2011, 115 (47) :23568-23573