A Noise Reduction Technique for Divider-Less Fractional-N Frequency Synthesizer using Phase-Interpolation Technique

被引：0
|
作者：
Narayanan, Aravind Tharayil [1 ]
Katsuragi, Makihiko [1 ]
Nakata, Kengo [1 ]
Terashima, Yuki [1 ]
Okada, Kenichi [1 ]
Matsuzawa, Akira [1 ]
机构：
[1] Tokyo Inst Technol, Dept Phys Elect, Meguro Ku, 2-12-1-S3-27 Ookayama, Tokyo 1528552, Japan
来源：
2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2016年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper proposes a noise reduction technique for divider-less fractional-N frequency synthesizer using phase-interpolation technique. The phase interpolator helps reduce the jitter introduced into the system by the multi-phase generation mechanism used for the fractional operation. The proposed frequency synthesizer is fabricated in 65nm CMOS process and it is capable of working at frequencies ranging from 4.3GHz to 4.9GHz. The measured close-in phase noise is -113dBc/Hz at an offset of 200kHz from the carrier with 3.3mW power consumption, which results in a FoM of -246dB.
引用
收藏
页码：5 / 6
页数：2
相关论文
共 50 条
  • [41] A Σ-Δ fractional-N frequency synthesizer using a wideband integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications
    Lee, HI
    Cho, JK
    Lee, KS
    Hwang, IC
    Ahn, TW
    Nah, KS
    Park, BH
    ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 97 - 100
  • [42] MASH-Based Divider Controllers for Mitigation of Wandering Spurs in a Fractional-N Frequency Synthesizer
    Mai, Dawei
    Kennedy, Michael Peter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (01) : 126 - 137
  • [43] Novel fractional-N PLL frequency synthesizer with reduced phase error
    Sumi, Y
    Obote, S
    Tsuda, K
    Syoubu, K
    Fukui, Y
    APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 45 - 48
  • [44] A low phase noise C-band frequency synthesizer using a new fractional-N PLL with programmable fractionality
    Nakagawa, T
    Tsukahara, T
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1996, 44 (02) : 344 - 346
  • [45] A constant loop bandwidth in delta sigma fractional-N PLL frequency synthesizer with phase noise cancellation
    Hati, Manas Kumar
    Bhattacharyya, Tarun Kanti
    INTEGRATION-THE VLSI JOURNAL, 2019, 65 : 175 - 188
  • [46] An Inductor-less Fractional-N Injection-Locked PLL with a Spur-and-Phase-Noise Filtering Technique
    Li, Alvin
    Chao, Yue
    Chen, Xuan
    Wu, Liang
    Luong, Howard
    2016 IEEE SYMPOSIUM ON VLSI CIRCUITS (VLSI-CIRCUITS), 2016,
  • [47] A Noise and Spur Reduction Technique for ΔΣ Fractional-N Bang-Bang PLLs with Embedded Phase Domain Filtering
    Huang, Xiaohua
    Zeng, Kunnong
    Rhee, Woogeun
    Wang, Zhihua
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [48] A Spur-and-Phase-Noise-Filtering Technique for Inductor-Less Fractional-N Injection-Locked PLLs
    Li, Alvin
    Chao, Yue
    Chen, Xuan
    Wu, Liang
    Luong, Howard C.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (08) : 2128 - 2140
  • [49] A Fractional-N Frequency Divider for SSCG Using a Single Dual-Modulus Integer Divider and a Phase Interpolator
    Choi, Young-Ho
    Sim, Jae-Yoon
    Park, Hong-June
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 68 - 71
  • [50] A low phase noise integrated SiGe 18..20 GHz fractional-N synthesizer
    Follmann, R.
    Koether, D.
    Kohl, T.
    Engels, M.
    Heyer, V.
    Schmalz, K.
    Herzel, F.
    Winkler, W.
    Osmany, S.
    Jagdhold, U.
    2007 EUROPEAN CONFERENCE ON WIRELESS TECHNOLOGIES, 2007, : 1 - +
12345