A Noise Reduction Technique for Divider-Less Fractional-N Frequency Synthesizer using Phase-Interpolation Technique

被引：0

作者：

Narayanan, Aravind Tharayil ^{[1
]}

Katsuragi, Makihiko ^{[1
]}

Nakata, Kengo ^{[1
]}

Terashima, Yuki ^{[1
]}

Okada, Kenichi ^{[1
]}

Matsuzawa, Akira ^{[1
]}

机构：

[1] Tokyo Inst Technol, Dept Phys Elect, Meguro Ku, 2-12-1-S3-27 Ookayama, Tokyo 1528552, Japan

来源：

2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2016年

关键词：

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a noise reduction technique for divider-less fractional-N frequency synthesizer using phase-interpolation technique. The phase interpolator helps reduce the jitter introduced into the system by the multi-phase generation mechanism used for the fractional operation. The proposed frequency synthesizer is fabricated in 65nm CMOS process and it is capable of working at frequencies ranging from 4.3GHz to 4.9GHz. The measured close-in phase noise is -113dBc/Hz at an offset of 200kHz from the carrier with 3.3mW power consumption, which results in a FoM of -246dB.

引用

页码：5 / 6

页数：2

共 50 条

[31] Quantization Noise Cancellation of Fractional-N Frequency Synthesizers Using Pre-distortion Technique
Peng, Kang-Chun
Lu, Yan-Ru
Huang, Zhi-Hong
RADIOENGINEERING, 2014, 23 (02) : 671 - 678
[32] Experimental Verification of Wandering Spur Suppression Technique in a 4.9 GHz Fractional-N Frequency Synthesizer
Mai, Dawei
Donnelly, Yann
Kennedy, Michael Peter
Tulisi, Stefano
Breslin, James
Griffin, Pat
Connor, Michael
Brookes, Stephen
Shelly, Brian
Keaveney, Michael
ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC), 2021, : 439 - 442
[33] An on-chip phase compensation technique in fractional-N frequency synthesis
Rhee, W
Ali, A
ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 363 - 366
[34] Phase noise improvement in fractional-N synthesizer with 90° phase shift lock
Park, J
Maloberti, F
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 733 - 736
[35] A Low Phase Noise Low Power Fractional-N Synthesizer Architecture
Siwiec, Krzysztof
Pleskacz, Witold A.
2015 1st URSI Atlantic Radio Science Conference (URSI AT-RASC), 2015,
[36] A spur elimination technique for wideband fractional-N PLLs based on VCO phase interpolation
Pamarti, Sudhakar
20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 929 - 934
[37] A high-frequency phase-compensation fractional-N frequency synthesizer
Yang, CY
Chen, JW
Tsai, MT
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5091 - 5094
[38] A fractional-N frequency synthesizer with phase synchronization and programmable phase control capability
Li, Hui
Zhang, Changchun
Zhang, Yi
Wang, Jing
MICROELECTRONICS JOURNAL, 2023, 142
[39] Spur Reduction Technique for Fractional-N Frequency Synthesizer with MASH 1-1-1-1 Sigma Delta Modulator
Tamilselvan, V
Ponnambalam, Maran
Chandramani, Premanand V.
2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
[40] A Low Phase Noise Open Loop Fractional-N Frequency Synthesizer With Injection Locking Digital Phase Modulator
Yan, Chenggang
Wu, Jianhui
Sun, Jie
Jin, Jin
Hu, Chen
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (03) : 455 - 459

← 1 2 3 4 5 →