Design and characterization of a 10 Gb/s clock and data recovery circuit implemented with phase-locked loop

被引：10

作者：

Song, JH ^{[1
]}

Yoo, TW ^{[1
]}

Ko, JH ^{[1
]}

Park, CS ^{[1
]}

Kim, JK ^{[1
]}

机构：

[1] ETRI, Opt Commun Dept, Taejon, South Korea

来源：

ETRI JOURNAL | 1999年 / 21卷 / 03期

关键词：

D O I：

10.4218/etrij.99.0199.0301

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A clock and data recovery circuit with a phase-locked Loop for 10 Gb/s optical transmission system was realized in a hybrid IC form. The quadri-correlation architecture is used for frequency- and phase-locked loop. A NRZ-to-PRZ converter and a 360 degree analogue phase shifter are included in the circuit. The jitter characteristics satisfy the recommendations of ITU-T The capture range of 150 MHz and input voltage sensitivity of 100 mVp-p were showed. The temperature compensation characteristics were tested for the operating temperature from -10 to 60 degrees C and showed no increase of error, This circuit was adopted for the 10 Gb/s transmission system through a normal single-mode fiber with the length of 400 km and operated successfully.

引用

页码：1 / 5

页数：5

共 50 条

[41] A 5.4 Gb/s Clock and Data Recovery Circuit Using the Seamless Loop Transition Scheme without Phase Noise Degradation [J].

Lee, Won-Young ;

Kim, Lee-Sup .

2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, :430-433

[42] A 6-Gb/s Adaptive-Loop-Bandwidth Clock and Data Recovery (CDR) Circuit [J].

Chiueh, Li-Hung ;

Lee, Tai-Cheng .

2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, :289-292

[43] 80Gb/s clock recovery with phase locked loop based on LiNbO3 modulators [J].

Zhu, G ;

Wang, Q ;

Dong, H ;

Sun, H ;

Dutta, NK .

OPTICS EXPRESS, 2004, 12 (15) :3488-3492

[44] A 7 GB/S HALF-RATE CLOCK AND DATA RECOVERY CIRCUIT WITH COMPACT CONTROL LOOP [J].

Cheng, Yu-Po ;

Lee, Yen-Long ;

Chien, Ming-Hung ;

Chang, Soon-Jyh .

2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,

[45] 1.25Gb/s low jitter dual-loop clock and data recovery circuit [J].

Liu, Wei ;

Xiao, Lei ;

Yang, Lianxing .

ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, :311-314

[46] An Optical Phase-Locked Loop Photonic Integrated Circuit [J].

Ristic, Sasa ;

Bhardwaj, Ashish ;

Rodwell, Mark J. ;

Coldren, Larry A. ;

Johansson, Leif A. .

JOURNAL OF LIGHTWAVE TECHNOLOGY, 2010, 28 (04) :526-538

[47] NEW INTEGRATED CIRCUIT DIGITAL PHASE-LOCKED LOOP [J].

LEE, WH ;

HARRINGTON, EV ;

COX, DB .

IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1975, 11 (04) :682-682

[48] A 2X25 Gb/s Clock and Data Recovery With Background Amplitude-Locked Loop [J].

Kao, Chien-Kai ;

Fu, Kuan-Lin ;

Liu, Shen-Iuan .

2014 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2014, :281-284

[49] DIGITAL CLOCK PHASE-SHIFTER WITHOUT A PHASE-LOCKED LOOP [J].

COOK, J .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1993, 40 (04) :278-283

[50] PLL design technique by a loop-trajectory analysis taking decision-circuit phase margin into account for over-10-Gb/s clock and data recovery circuits [J].

Kishine, K ;

Fujimoto, K ;

Kusanagi, S ;

Ichino, H .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (05) :740-750

← 1 2 3 4 5 →