Plasma charging damage in deep-submicron CMOS technology and beyond

被引:0
|
作者
Cheung, KP [1 ]
机构
[1] Rutgers State Univ, Dept Elect & Comp Engn, Piscataway, NJ 08855 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Plasma charging damage in CMOS technology is reviewed. The gate-oxide thickness dependent sensitivity to charging damage is examined. Ultra thin gate-oxide can tolerate low to moderate charging stress at room temperature better than thicker oxide, but not at elevated temperature. When the charging stress level is high, gate-oxide reliability degradation will result regardless the stress temperature, When high-k dielectric replaces SiO2 as gate-dielectric, plasma charging damage should become very severe again.
引用
收藏
页码:315 / 320
页数:6
相关论文
共 50 条
  • [31] The parasitic resistance analysis of deep-submicron CMOS with inverse modeling
    Deura, M
    Yamaguchi, S
    Sugii, T
    MICROELECTRONIC DEVICE TECHNOLOGY II, 1998, 3506 : 292 - 300
  • [32] Current mode, low-power, on-chip signaling in deep-submicron CMOS technology
    Ben Dhaou, I
    Ismail, M
    Tenhunen, H
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2003, 50 (03) : 397 - 406
  • [33] COMPUTER-AIDED-DESIGN AND SCALING OF DEEP-SUBMICRON CMOS
    SPECKS, JW
    ENGL, WL
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (09) : 1357 - 1367
  • [34] Lateral bipolar transistor fabricated on a deep-submicron technology
    Purdue Univ, West Lafayette, United States
    Bien Univ Gov Ind Microelectr Symp Proc, (37-42):
  • [35] Monolithic pixel sensors in deep-submicron SOI Technology
    Battaglia, M.
    Bisello, D.
    Contarato, D.
    Denes, P.
    Giubilato, P.
    Glesener, L.
    Mattiazzo, S.
    Vu, C. Q.
    JOURNAL OF INSTRUMENTATION, 2009, 4
  • [36] VTS 1995 - THE INFLUENCE OF DEEP-SUBMICRON TECHNOLOGY ON TESTING
    CAMPBELL, RI
    IEEE DESIGN & TEST OF COMPUTERS, 1995, 12 (03): : 4 - 4
  • [37] DESIGNING IN DEEP-SUBMICRON
    KATSIOULAS, T
    ELECTRONIC ENGINEERING, 1994, 66 (814): : S65 - &
  • [38] Deep-submicron noise
    MacDonald, JF
    McBride, J
    Nagaraj, NS
    Zhang, XN
    Shepard, KL
    IEEE DESIGN & TEST OF COMPUTERS, 1998, 15 (04): : 82 - 88
  • [39] Deep-submicron challenges
    Gupta, R
    IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (02): : 3 - 3
  • [40] DEEP-SUBMICRON DESIGN
    HAILEY, S
    COMPUTER DESIGN, 1993, 32 (10): : 125 - &