Plasma charging damage in deep-submicron CMOS technology and beyond

被引:0
|
作者
Cheung, KP [1 ]
机构
[1] Rutgers State Univ, Dept Elect & Comp Engn, Piscataway, NJ 08855 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Plasma charging damage in CMOS technology is reviewed. The gate-oxide thickness dependent sensitivity to charging damage is examined. Ultra thin gate-oxide can tolerate low to moderate charging stress at room temperature better than thicker oxide, but not at elevated temperature. When the charging stress level is high, gate-oxide reliability degradation will result regardless the stress temperature, When high-k dielectric replaces SiO2 as gate-dielectric, plasma charging damage should become very severe again.
引用
收藏
页码:315 / 320
页数:6
相关论文
共 50 条
  • [21] Energy efficient signaling in deep-submicron technology
    Ben Dhaou, I
    Parhi, KK
    Tenhunen, H
    VLSI DESIGN, 2002, 15 (03) : 563 - 586
  • [22] COPPER METALLIZATION TECHNOLOGY FOR DEEP-SUBMICRON ULSIS
    ARITA, Y
    AWAYA, N
    OHNO, K
    SATO, M
    MRS BULLETIN, 1994, 19 (08) : 68 - 74
  • [23] Plasma process induced damage study in deep submicron CMOS
    Waingankar, P
    Wagh, R
    PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 & 2, 2002, 4746 : 737 - 741
  • [24] DEEP-SUBMICRON TECHNOLOGY FORCES FOUNDRY DEPENDENCE
    HAILEY, S
    ELECTRONIC DESIGN, 1995, 43 (07) : 66 - 66
  • [25] Challenges in the design of PLLS in deep-submicron technology
    Khalil, Waleed
    Bakkaloglu, Bertan
    RADIO DESIGN IN NANOMETER TECHNOLOGIES, 2006, : 241 - 285
  • [26] Design innovations for multi-gigahertz-rate communication circuits with deep-submicron CMOS technology
    Kurisu, M
    Fukaishi, M
    Asazawa, H
    Nishikawa, M
    Nakamura, K
    Yotsuyanagi, M
    IEICE TRANSACTIONS ON ELECTRONICS, 1999, E82C (03): : 428 - 437
  • [27] An Intelligent Analysis of Iddq Data for Chip Classification in Very Deep-Submicron (VDSM) CMOS Technology
    Chang, Chia-Ling
    Chang, Chia-Ching
    Chan, Hui-Ling
    Wen, Charles H. -P.
    Bhadra, Jayanta
    2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 163 - 168
  • [28] ESD reliability of thinner gate oxide in deep-submicron low-voltage CMOS technology
    Ker, MD
    Wu, CY
    Chang, HH
    Huang, CC
    Wu, CN
    Yu, TL
    1996 IEEE HONG KONG ELECTRON DEVICES MEETING, PROCEEDINGS, 1996, : 98 - 101
  • [29] Adaptive Thermal Monitoring of Deep-Submicron CMOS VLSI Circuits
    Zjajo, Amir
    van der Meijs, Nick
    van Leuken, Rene
    JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (04) : 403 - 413
  • [30] Methodology on extracting compact layout rules for latchup prevention in deep-submicron bulk CMOS technology
    Ker, MD
    Lo, WY
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2003, 16 (02) : 319 - 334