Plasma charging damage in deep-submicron CMOS technology and beyond

被引:0
|
作者
Cheung, KP [1 ]
机构
[1] Rutgers State Univ, Dept Elect & Comp Engn, Piscataway, NJ 08855 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Plasma charging damage in CMOS technology is reviewed. The gate-oxide thickness dependent sensitivity to charging damage is examined. Ultra thin gate-oxide can tolerate low to moderate charging stress at room temperature better than thicker oxide, but not at elevated temperature. When the charging stress level is high, gate-oxide reliability degradation will result regardless the stress temperature, When high-k dielectric replaces SiO2 as gate-dielectric, plasma charging damage should become very severe again.
引用
收藏
页码:315 / 320
页数:6
相关论文
共 50 条
  • [1] The impact of plasma-charging damage on the RF performance of deep-submicron MOSFET
    Pantisano, L
    Cheung, KP
    Roussel, PJ
    Paccagnella, A
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (06) : 309 - 311
  • [2] The impact of plasma charging damage on the RF performances of deep-submicron silicon MOSFET
    Pantisano, L
    Cheung, KP
    Smith, P
    Chen, CY
    Hwang, D
    Fiorillo, S
    Keller, R
    Paccagnella, A
    2001 6TH INTERNATIONAL SYMPOSIUM ON PLASMA- AND PROCESS-INDUCED DAMAGE, 2001, : 56 - 59
  • [3] Gate engineering for performance and reliability in deep-submicron CMOS technology
    Yu, B
    Ju, DH
    Kepler, N
    King, TJ
    Hu, CM
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 105 - 106
  • [4] Deep-submicron technology comparisons
    Payne, R
    COMPUTER DESIGN, 1996, 35 (01): : 143 - &
  • [5] Degradation of CMOS image sensors in deep-submicron technology due to γ-irradiation
    Rao, Padmakumar R.
    Wang, Xinyang
    Theuwissen, Albert J. P.
    SOLID-STATE ELECTRONICS, 2008, 52 (09) : 1407 - 1413
  • [6] Dual-metal gate technology for deep-submicron CMOS transistors
    Lu, Q
    Yee, YC
    Ranade, P
    Takeuchi, H
    King, TJ
    Hu, CM
    Song, SC
    Luan, HF
    Kwong, DL
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 72 - 73
  • [7] A spice-like reliability model for deep-submicron CMOS technology
    Cui, Z
    Liou, JJ
    SOLID-STATE ELECTRONICS, 2005, 49 (10) : 1702 - 1707
  • [8] Fault clustering in deep-submicron CMOS processes
    Schat, Jan
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1360 - 1363
  • [9] Gate engineering for deep-submicron CMOS transistors
    Yu, B
    Ju, DH
    Lee, WC
    Kepler, N
    King, TJ
    Hu, CM
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) : 1253 - 1262
  • [10] Leakage current in deep-submicron CMOS circuits
    Roy, K
    Mukhopadhyay, S
    Mahmoodi-Meimand, H
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2002, 11 (06) : 575 - 600