SMT/PTH Solder Joint Reliability under Extreme Cold Thermal Cycles

被引:0
作者
Ghaffarian, Reza [1 ]
机构
[1] CALTECH, Jet Prop Lab, 4800 Oak Grove Dr, Pasadena, CA 91109 USA
来源
PROCEEDINGS OF THE 17TH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2018) | 2018年
基金
美国国家航空航天局;
关键词
Quad flat no-lead; QFN; Column grid array; CGA; solder joint reliability; tin-lead solder; thermal cycle; extreme cold cycle; thermal shock cycle; pin grid array; PGA; failure mechanisms; harsh thermal cycles; deep space mission;
D O I
暂无
中图分类号
O414.1 [热力学];
学科分类号
摘要
This paper presents reliability of surface mount technology (SMT) packaging assemblies compared to decades old pin grid array (PGA) assembled with hand soldering that were subjected to extreme cold thermal cycles representative of high-reliability applications for deep-space missions. The advanced SMT packages included commercial-off-the-shelf (COTS) column grid array (CGA), leaded thin small outline (TSOP), leadless quad flat no-lead (QFN), and passive technologies. Tin-lead eutectic solders were used for soldering; they were either in paste form for assembling SMT packages or solid wire for hand soldering plated-through hole (PTH) for PGA ceramic packages. It is a general perception that the PTH technologies are an order of magnitude more robust in thermal cycle reliability than SMTs. However, this may not be true under extreme cold environmental conditions. Design for reliability (DfR) may requires compromising the stand-off height of PGA assembly and the thickness of printed circuit board (PCB) to achieve the desired long-term reliability. This paper presents the key parameters affecting the reliability of SMT package assemblies including TSOP, QFN, CGA, and PGA assemblies as well as associated test results under standard and extreme cold harsh thermal shock/cycle conditions. The standard thermal cycle conditions for high-reliability applications included were in the range of (-55 degrees C to 100 degrees C) and (55 degrees C to 125 degrees C) whereas extreme cold cycles were harsh (-135 degrees C to 70 degrees C) and (-120 degrees C to 85 degrees C), or milder (110 degrees C to 20 degrees C). Test results presented include non-destructive optical/SEM and X-ray images and daisy-chain resistances as well as destructive failure analyses performed by X-sectioning. Finally, key findings for various packaging technologies under extreme cold thermal cycles are presented.
引用
收藏
页码:1224 / 1233
页数:10
相关论文
共 16 条
  • [1] DelCastillo L., 2018, IEEE AER C MAR 4 9
  • [2] Dunn B. D., 2016, MAT PROCESSES SPACEC
  • [3] Engelmaier W., 1990, SOLDER JOINT RELIABI
  • [4] Fjelstad J., 2002, CHIP SCALE PACKAGING
  • [5] Ghaffarian R., 2005, LEAD FREE SOLDER INT
  • [6] Ghaffarian R., INTERPLAY SURFACE MO
  • [7] Ghaffarian R., 2004, AREA ARRAY PACKAGING
  • [8] Ghaffarian R., 2006, MICRO OPTOELECTRONIC
  • [9] Ghaffarian R., 2016, MICROELECTRONICS REL
  • [10] Ghaffarian R., 2016 IEEE INTERSOCIE