Emerging Sigma-Delta Modulation Techniques for an Efficient Digitization in the Internet of Things

被引：0

作者：

de la Rosa, Jose M. ^{[1
]}

机构：

[1] Univ Seville, CSIC, CNM, Inst Microelect Sevilla,IMSE, Seville 41092, Spain

来源：

PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS - MIXDES 2017 | 2017年

关键词：

Sigma-Delta Modulation; Analog-to-Digital Conversion; IoT; CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This talk gives an overview of Sigma Delta modulation techniques for the efficient implementation of analog/digital interfaces in IoT devices. Main design challenges derived from their integration in deep nanometer CMOS are identified, and state-of-the-art circuits and systems solutions are discussed. Diverse application scenarios, ranging from ultra-low-power biomedical devices to ultra-wide-band wireless communications, are considered as case studies.

引用

页码：15 / 16

页数：2

共 11 条

[1] A 15-bit 140-μW Scalable-Bandwidth Inverter-Based ΔΣ Modulator for a MEMS Microphone With Digital Output [J].

Christen, Thomas .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (07) :1605-1614

[2]

de la Rosa J.M., 2013, CMOS SIGMA DELTA CON

[3] Next-Generation Delta-Sigma Converters: Trends and Perspectives [J].

de la Rosa, Jose M. ;

Schreier, Richard ;

Pun, Kong-Pang ;

Pavan, Shanthi .

IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2015, 5 (04) :484-499

[4] A Programmable 0.7-2.7 GHz Direct ΔΣ Receiver in 40 nm CMOS [J].

Englund, Mikko ;

Ostman, Kim B. ;

Viitala, Olli ;

Kaltiokallio, Mikko ;

Stadius, Kari ;

Koli, Kimmo ;

Ryynanen, Jussi .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2015, 50 (03) :644-655

[5]

Pavan S., 2017, UNDERSTANDING DELTA

[6] A 12-b ENOB 2.5-MHz BW VCO-Based 0-1 MASH ADC With Direct Digital Background Calibration [J].

Ragab, Kareem ;

Sun, Nan .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2017, 52 (02) :433-447

[7]

Sansen W., 2015, IEEE ISSCC, V22-27

[8]

Shettigar P., 2012, IEEE ISSCC, P268

[9] A 64-fJ/Conv.-Step Continuous-Time ΣΔ Modulator in 40-nm CMOS Using Asynchronous SAR Quantizer and Digital ΔΣ Truncator [J].

Tsai, Hung-Chieh ;

Lo, Chi-Lun ;

Ho, Chen-Yen ;

Lin, Yu-Hsin .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (11) :2637-2648

[10] Low-Power DT ΔΣ Modulators Using SC Passive Filters in 65 nm CMOS [J].

Yeknami, Ali Fazli ;

Qazi, Fahad ;

Alvandpour, Atila .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (02) :358-370

← 1 2 →