Unveiling the ISCAS-85 benchmarks: A case study in reverse engineering

被引：335
作者：
Hansen, MC
Yalcin, H
Hayes, JP [1 ]
机构：
[1] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA
[2] Delphi Delco Elect Syst, IC Design Automat Operat Grp, Kokomo, IN USA
[3] Cadence Design Syst Inc, San Jose, CA USA
来源：
IEEE DESIGN & TEST OF COMPUTERS | 1999年 / 16卷 / 03期
基金：
美国国家科学基金会;
关键词：
D O I：
10.1109/54.785838
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Designing at higher levels of abstraction is key to managing the complexity of today's VLSI chips. The authors show how they reverse-engineered the ISCAS-85 benchmarks to add a useful, new high-level tool to the designer's arsenal.
引用
收藏
页码：72 / 80
页数：9
相关论文
共 12 条
[1]  
[Anonymous], 1989, SYSTEMS ISCAS
[2]  
Brglez F., 1985, P IEEE INT S CIRC SY, P695
[3]   ERROR-CORRECTING CODES FOR SEMICONDUCTOR MEMORY APPLICATIONS - A STATE-OF-THE-ART REVIEW [J].
CHEN, CL ;
HSIAO, MY .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1984, 28 (02) :124-134
[4]   REVERSE ENGINEERING AND DESIGN RECOVERY - A TAXONOMY [J].
CHIKOFSKY, EJ ;
CROSS, JH .
IEEE SOFTWARE, 1990, 7 (01) :13-17
[5]  
Hansen M. C., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P20, DOI 10.1109/VTEST.1995.512612
[6]  
Hansen MC, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P586, DOI 10.1109/TEST.1995.529887
[7]  
KUKIMOTO Y, 1997, P INT C COMP AID DES, P176
[8]   GateMaker: A transistor to gate level model extractor for simulation, automatic test pattern generation and verification [J].
Kundu, S .
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, :372-381
[9]  
Weste N.H.E., 1992, PRINCIPLES CMOS VLSI, V2nd
[10]  
YALCIN H, 1995, P INT C COMP AID DES, P371
12