On the design space exploration through the Hellfire Framework

被引:2
作者
Aguiar, Alexandra [1 ]
Johann Filho, Sergio [1 ]
Magalhaes, Felipe [1 ]
Hessel, Fabiano [1 ]
机构
[1] Pontificia Univ Catolica Rio Grande do Sul, Fac Informat, Porto Alegre, RS, Brazil
关键词
Design space exploration; MPSoC; OS; Framework;
D O I
10.1016/j.sysarc.2013.10.011
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Embedded systems have faced dramatic and extensive changes throughout the past years leading to each more complex designs. Thus, this article presents the Hellfire Framework, which implements a design space exploration tool based on two basic steps: explore and refine. The tool leads the designer through three main different levels of abstraction: (i) application level; (ii) OS level, and; (iii) hardware architecture level. In the application level, the initial input is a task graph that represents the application's behavior. The resulting application (divided in tasks) uses the OS we provide (and its system calls) to perform varied operations. The OS itself can be mainly configured in terms of real-time scheduling and memory occupation. Finally, the hardware architecture level allows to choose parameters regarding the processor frequency and communication infrastructure. The framework guides the designer through these levels in an explore and refine fashion so that, from a high level description of the application, the entire platform can be assembled with proper design exploration. Results show the exploration and refinement steps in the three levels we propose in different applications for MPSoC-based systems. (C) 2013 Elsevier B.V. All rights reserved.
引用
收藏
页码:94 / 107
页数:14
相关论文
共 50 条
  • [41] Citizen Engagement through Design Space Exploration Integrating citizen knowledge and expert design in computational urban planning
    Knecht, Katja
    Stefanescu, Dimitrie A.
    Koenig, Reinhard
    ECAADE SIGRADI 2019: ARCHITECTURE IN THE AGE OF THE 4TH INDUSTRIAL REVOLUTION, VOL 1, 2019, : 785 - 794
  • [42] A novel visualization enabled decision support framework for data-driven integrated design space exploration
    Sushil, Rashmi Rama
    Baby, Mathew
    Sharma, Gehendra
    Nellippallil, Anand Balu
    Ramu, Palaniappan
    STRUCTURAL AND MULTIDISCIPLINARY OPTIMIZATION, 2025, 68 (01)
  • [43] A Transfer Learning Framework for High-Accurate Cross-Workload Design Space Exploration of CPU
    Wang, Duo
    Yan, Mingyu
    Teng, Yihan
    Han, Dengke
    Dang, Haoran
    Ye, Xiaochun
    Fan, Dongrui
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [44] A Transaction-Level Framework for Design-Space Exploration of Hardware-Enhanced Operating Systems
    Gregorek, Daniel
    Garcia-Ortiz, Alberto
    2014 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2014,
  • [45] Exploration Framework for Synthesizable CGRAs Targeting HPC: Initial Design and Evaluation
    Adhi, Boma
    Cortes, Carlos
    Tan, Yiyu
    Kojima, Takuya
    Podobas, Artur
    Sano, Kentaro
    2022 IEEE 36TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2022), 2022, : 639 - 646
  • [46] A Design Framework for Neural Network Architecture Exploration
    Spader Simon, Luis Antonio
    Soares, Lucas
    Abreu, Brunno
    Grellert, Mateus
    15TH IEEE LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS, LASCAS 2024, 2024, : 276 - 280
  • [47] A High-accurate Multi-objective Ensemble Exploration Framework for Design Space of CPU Microarchitecture
    Wang, Duo
    Yan, Mingyu
    Teng, Yihan
    Han, Dengke
    Ye, Xiaochun
    Fan, Dongrui
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 379 - 383
  • [48] A Design-Space Exploration Framework for Application-Specific Machine Learning Targeting Reconfigurable Computing
    Mahmood, Safdar
    Huebner, Michael
    Reichenbach, Marc
    APPLIED RECONFIGURABLE COMPUTING. ARCHITECTURES, TOOLS, AND APPLICATIONS, ARC 2023, 2023, 14251 : 371 - 374
  • [49] CSDSE: An efficient design space exploration framework for deep neural network accelerator based on cooperative search
    Feng, Kaijie
    Fan, Xiaoya
    An, Jianfeng
    Wang, Haoyang
    Li, Chuxi
    NEUROCOMPUTING, 2025, 623
  • [50] Systematic Design Space Exploration of Floating-Point Expressions on FPGA
    Mahzoon, Alireza
    Alizadeh, Bijan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (03) : 274 - 278