On the design space exploration through the Hellfire Framework

被引:2
|
作者
Aguiar, Alexandra [1 ]
Johann Filho, Sergio [1 ]
Magalhaes, Felipe [1 ]
Hessel, Fabiano [1 ]
机构
[1] Pontificia Univ Catolica Rio Grande do Sul, Fac Informat, Porto Alegre, RS, Brazil
关键词
Design space exploration; MPSoC; OS; Framework;
D O I
10.1016/j.sysarc.2013.10.011
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Embedded systems have faced dramatic and extensive changes throughout the past years leading to each more complex designs. Thus, this article presents the Hellfire Framework, which implements a design space exploration tool based on two basic steps: explore and refine. The tool leads the designer through three main different levels of abstraction: (i) application level; (ii) OS level, and; (iii) hardware architecture level. In the application level, the initial input is a task graph that represents the application's behavior. The resulting application (divided in tasks) uses the OS we provide (and its system calls) to perform varied operations. The OS itself can be mainly configured in terms of real-time scheduling and memory occupation. Finally, the hardware architecture level allows to choose parameters regarding the processor frequency and communication infrastructure. The framework guides the designer through these levels in an explore and refine fashion so that, from a high level description of the application, the entire platform can be assembled with proper design exploration. Results show the exploration and refinement steps in the three levels we propose in different applications for MPSoC-based systems. (C) 2013 Elsevier B.V. All rights reserved.
引用
收藏
页码:94 / 107
页数:14
相关论文
共 50 条
  • [21] A rapid and efficient isogeometric design space exploration framework with application to structural mechanics
    Benzaken, J.
    Herrema, A. J.
    Hsu, M. -C.
    Evans, J. A.
    COMPUTER METHODS IN APPLIED MECHANICS AND ENGINEERING, 2017, 316 : 1215 - 1256
  • [22] A Modular Design Space Exploration Framework for Multiprocessor Real-Time Systems
    Khalilzad, Nima
    Rosvall, Kathrin
    Sander, Ingo
    2016 FORUM ON SPECIFICATION AND DESIGN LANGUAGES (FDL), 2016,
  • [23] CDE: A Novel CGRA Development Environment with Fast Design Space Exploration Framework
    Chen, Sichao
    Dai, Yuan
    Zhang, Jide
    Kuang, Huizhen
    Gao, Xuchen
    Luk, Wai-Shing
    Yin, Wenbo
    Wang, Lingli
    2024 INTERNATIONAL SYMPOSIUM OF ELECTRONICS DESIGN AUTOMATION, ISEDA 2024, 2024, : 772 - 772
  • [24] A fast performance estimation framework for system-level design space exploration
    Shibata, Seiya
    Ando, Yuki
    Honda, Shinya
    Tomiyama, Hiroyuki
    Takada, Hiroaki
    IPSJ Transactions on System LSI Design Methodology, 2012, 5 : 44 - 54
  • [25] Interfaces for Design Space Exploration
    Garcia, Sara
    Leitao, Antonio
    CO-CREATING THE FUTURE: INCLUSION IN AND THROUGH DESIGN, ECAADE 2022, VOL 1, 2022, : 331 - 340
  • [26] Practical Design Space Exploration
    Nardi, Luigi
    Koeplinger, David
    Olukotun, Kunle
    2019 IEEE 27TH INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS, AND SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS 2019), 2019, : 347 - 358
  • [27] A design space exploration framework for reduced bit-width instruction set architecture (rISA) design
    Halambi, A
    Shrivastava, A
    Biswas, P
    Dutt, N
    Nicolau, A
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 120 - 125
  • [28] A High-accurate Multi-objective Exploration Framework for Design Space of CPU
    Wang, Duo
    Yan, Mingyu
    Liu, Xin
    Zou, Mo
    Liu, Tianyu
    Li, Wenming
    Ye, Xiaochun
    Fan, Dongrui
    2023 60TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC, 2023,
  • [29] PASES: An energy-aware design space exploration framework for wireless sensor networks
    Minakov, Ivan
    Passerone, Roberto
    JOURNAL OF SYSTEMS ARCHITECTURE, 2013, 59 (08) : 626 - 642
  • [30] NCXplore: A design space exploration framework of temporal encoding for on-chip serial interconnects
    Kornaros G.
    International Journal of High Performance Systems Architecture, 2010, 2 (3-4) : 177 - 186