On the design space exploration through the Hellfire Framework

被引:2
作者
Aguiar, Alexandra [1 ]
Johann Filho, Sergio [1 ]
Magalhaes, Felipe [1 ]
Hessel, Fabiano [1 ]
机构
[1] Pontificia Univ Catolica Rio Grande do Sul, Fac Informat, Porto Alegre, RS, Brazil
关键词
Design space exploration; MPSoC; OS; Framework;
D O I
10.1016/j.sysarc.2013.10.011
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Embedded systems have faced dramatic and extensive changes throughout the past years leading to each more complex designs. Thus, this article presents the Hellfire Framework, which implements a design space exploration tool based on two basic steps: explore and refine. The tool leads the designer through three main different levels of abstraction: (i) application level; (ii) OS level, and; (iii) hardware architecture level. In the application level, the initial input is a task graph that represents the application's behavior. The resulting application (divided in tasks) uses the OS we provide (and its system calls) to perform varied operations. The OS itself can be mainly configured in terms of real-time scheduling and memory occupation. Finally, the hardware architecture level allows to choose parameters regarding the processor frequency and communication infrastructure. The framework guides the designer through these levels in an explore and refine fashion so that, from a high level description of the application, the entire platform can be assembled with proper design exploration. Results show the exploration and refinement steps in the three levels we propose in different applications for MPSoC-based systems. (C) 2013 Elsevier B.V. All rights reserved.
引用
收藏
页码:94 / 107
页数:14
相关论文
共 32 条
[1]  
Aguiar A, 2010, INT SYM QUAL ELECT, P730, DOI 10.1109/ISQED.2010.5450495
[2]   Adaptivity Support for MPSoCs Based on Process Migration in Polyhedral Process Networks [J].
Cannella, Emanuele ;
Derin, Onur ;
Meloni, Paolo ;
Tuveri, Giuseppe ;
Stefanov, Todor .
VLSI DESIGN, 2012, 2012
[3]   Adaptive Task Migration Policies for Thermal control in MPSoCs [J].
Cuesta, David ;
Ayala, Jose L. ;
Hidalgo, Jose I. ;
Atienza, David ;
Acquaviva, Andrea ;
Macii, Enrico .
IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, :110-115
[4]   Dynamic Task Mapping for MPSoCs [J].
de Souza Carvalho, Ewerson Luiz ;
Vilar Calazans, Ney Laert ;
Moraes, Fernando Gehm .
IEEE DESIGN & TEST OF COMPUTERS, 2010, 27 (05) :26-35
[5]  
Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
[6]  
Filho S.J., 2008, RSP 08 P 2008 19 IEE, P27, DOI DOI 10.1109/RSP.2008.25
[7]  
Gerstlauer A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P130
[8]  
Hesselink W. H., 1994, FORMAL FEASIBILITY C
[9]  
Johann S, 2012, PR IEEE COMP DESIGN, P49, DOI 10.1109/ICCD.2012.6378616
[10]   A generic RTOS model for real-time systems simulation with SystemC [J].
Le Moigne, R ;
Pasquier, O ;
Calvez, JP .
DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2004, :82-87