Fourth-Arm Common-Mode Voltage Mitigation

被引:30
作者
Dagan, Kfir J. [1 ]
Zuckerberger, Adrian [2 ]
Rabinovici, Raul [1 ]
机构
[1] Ben Gurion Univ Negev, Dept Elect & Comp Engn, IL-84105 Beer Sheva, Israel
[2] A2Z Consulting Ltd, IL-20142 Misgav, Israel
关键词
Common-mode voltage; feed-forward control; pulse-width modulation; voltage source inverter; ADJUSTABLE SPEED DRIVES; REDUCTION PWM TECHNIQUE; INDUCTION-MOTOR DRIVES; INVERTER OUTPUT FILTER; BEARING CURRENTS; ELECTROMAGNETIC-INTERFERENCE; CLAMPED INVERTER; SYSTEM-DESIGN; EMI FILTERS; AC MOTORS;
D O I
10.1109/TPEL.2015.2417804
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The adverse effect of common-mode voltage (CMV) in pulse-width modulation inverters is widely acknowledged. Various approaches for mitigating CMV effect in PWM inverters have been proposed in the literature but they either show limited effect or impair the utilization of the drive. This paper proposes an active method for eliminating CMV in multilevel inverters which is independent on the inverter topology or its modulation scheme. In particular, the proposed method does not restrict the modulation index range of the drive. A detailed analysis of the active filter circuitry and a closed-form feed-forward control law are provided. Finally, selected simulation and experimental results are presented to validate the theoretical part.
引用
收藏
页码:1401 / 1407
页数:7
相关论文
共 75 条
[31]   An Enhanced SVM Method to Drive Matrix Converters for Zero Common-Mode Voltage [J].
Huu-Nhan Nguyen ;
Lee, Hong-Hee .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (04) :1788-1792
[32]   Mitigation of bearing electro-erosion of inverter-fed motors through passive common-mode voltage suppression [J].
Hyypio, D .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2005, 41 (02) :576-583
[33]  
Iimori K., 2010, 2010 International Power Electronics Conference (IPEC - Sapporo), P2488, DOI 10.1109/IPEC.2010.5542374
[34]   Elimination of common-mode voltage in three-phase sinusoidal power converters [J].
Julian, AL ;
Oriti, G ;
Lipo, TA .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 1999, 14 (05) :982-989
[35]   Three-level inverter scheme with common mode voltage elimination and DC link capacitor voltage balancing for an open-end winding induction motor drive [J].
Kanchan, R. S. ;
Tekwani, P. N. ;
Gopakumar, K. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (06) :1676-1683
[36]   On the Common-Mode Voltage in Multilevel Multiphase Single- and Double-Ended Diode-Clamped Voltage-Source Inverter Systems [J].
Karugaba, Sosthenes ;
Muetze, Annette ;
Ojo, Olorunfemi .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2012, 48 (06) :2079-2091
[37]   A new PWM strategy for common-mode voltage reduction in neutral-point-clamped inverter-fed AC motor drives [J].
Kim, HJ ;
Lee, HD ;
Sul, SK .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2001, 37 (06) :1840-1845
[38]   Reducing Common-Mode Voltage in Three-Phase Sine-Triangle PWM With Interleaved Carriers [J].
Kimball, Jonathan W. ;
Zawodniok, Maciej .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (08) :2229-2236
[39]   Optimal common-mode voltage reduction PWM technique for inverter control with consideration of the dead-time effects - Part II: Applications to IM drives with diode front end [J].
Lai, YS ;
Chen, PS ;
Lee, HK ;
Chou, J .
IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2004, 40 (06) :1613-1620
[40]  
Lai YS, 2004, IEEE T IND APPL, V40, P1605, DOI 10.1109/TIA.2004.836149