Security Primitives for Reconfigurable Hardware-Based Systems

被引:4
作者
Huffmire, Ted [1 ]
Levin, Timothy [1 ]
Thuy Nguyen [1 ]
Irvine, Cynthia [1 ]
Brotherton, Brett [2 ]
Wang, Gang [4 ]
Sherwood, Timothy [3 ]
Kastner, Ryan [5 ]
机构
[1] USN, Postgrad Sch, Dept Comp Sci, Monterey, CA 93943 USA
[2] Special Technol Lab, Santa Barbara, CA 93111 USA
[3] Univ Calif Santa Barbara, Dept Comp Sci, Santa Barbara, CA 93106 USA
[4] Intuit, San Diego, CA 92122 USA
[5] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
基金
美国国家科学基金会;
关键词
Design; Security; Field Programmable Gate Arrays (FPGAs); Advanced Encryption Standard (AES); memory protection; separation; isolation; controlled sharing; hardware security; reference monitors; execution monitors; enforcement mechanisms; security policies; static analysis; security primitives; Systems-on-a-Chip (SoCs);
D O I
10.1145/1754386.1754391
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Computing systems designed using reconfigurable hardware are increasingly composed using a number of different Intellectual Property (IP) cores, which are often provided by third-party vendors that may have different levels of trust. Unlike traditional software where hardware resources are mediated using an operating system, IP cores have fine-grain control over the underlying reconfigurable hardware. To address this problem, the embedded systems community requires novel security primitives that address the realities of modern reconfigurable hardware. In this work, we propose security primitives using ideas centered around the notion of "moats and drawbridges." The primitives encompass four design properties: logical isolation, interconnect traceability, secure reconfigurable broadcast, and configuration scrubbing. Each of these is a fundamental operation with easily understood formal properties, yet they map cleanly and efficiently to a wide variety of reconfigurable devices. We carefully quantify the required overheads of the security techniques on modern FPGA architectures across a number of different applications.
引用
收藏
页数:35
相关论文
共 50 条
[31]   Reference frame selection in a hardware-based HEVC encoder [J].
Rhee, Chae Eun ;
Lee, Hyuk-Jae .
IEICE ELECTRONICS EXPRESS, 2012, 9 (21) :1695-1700
[32]   The Design and Analysis of a Hardware-based Anomaly Detection Scheme [J].
Piao, JinLong ;
Kim, Seong Baeg .
INTERNATIONAL JOURNAL OF SECURITY AND ITS APPLICATIONS, 2012, 6 (02) :367-372
[33]   Hardware-based Always-On Heap Memory Safety [J].
Kim, Yonghae ;
Lee, Jaekyu ;
Kim, Hyesoon .
2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), 2020, :1153-1166
[34]   On the mitigation of Hardware Trojan attacks in embedded processors by exploiting a Hardware-based obfuscator [J].
Marcelli, Andrea ;
Sanchez, Ernesto ;
Sasselli, Luca ;
Squillero, Giovanni .
2018 IEEE 3RD INTERNATIONAL VERIFICATION AND SECURITY WORKSHOP (IVSW), 2018, :31-37
[35]   Hardware-Based Trusted Computing Architectures for Isolation and Attestation [J].
Maene, Pieter ;
Gotzfried, Johannes ;
de Clercq, Ruan ;
Mueller, Tilo ;
Freiling, Felix ;
Verbauwhede, Ingrid .
IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (03) :361-374
[36]   Hardware-Based Built-In Security Module in System on Chip (SoC) without System Slowdowns or Loss of Productivity [J].
Dharane, Pradeep ;
Shiurkar, Ulhas D. .
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2022, 31 (18)
[37]   Guest Editors' Introduction to Security in Reconfigurable Systems Design [J].
Schaumont, Patrick R. ;
Jones, Alex K. ;
Trimberger, Steve .
ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2009, 2 (01)
[38]   PoisonedGNN: Backdoor Attack on Graph Neural Networks-Based Hardware Security Systems [J].
Alrahis, Lilas ;
Patnaik, Satwik ;
Hanif, Muhammad Abdullah ;
Shafique, Muhammad ;
Sinanoglu, Ozgur .
IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (10) :2822-2834
[39]   Reconfigurable Routing Paths As Noise Generators Using NoC Platform for Hardware Security Applications [J].
Ho, Weng-Geng ;
Pammu, Ali Akbar ;
Ne, Kyaw Zwa Lwin ;
Chong, Kwen-Siong ;
Gwee, Bah-Hwee .
32ND IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (IEEE SOCC 2019), 2019, :86-91
[40]   Security Promises and Vulnerabilities in Emerging Reconfigurable Nanotechnology-Based Circuits [J].
Rai, Shubham ;
Patnaik, Satwik ;
Rupani, Ansh ;
Knechtel, Johann ;
Sinanoglu, Ozgur ;
Kumar, Akash .
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2022, 10 (02) :763-778