Scalability and Efficiency of Database Queries on Future Many-core Systems

被引:2
作者
Petrides, Panayiotis [1 ]
Diavastos, Andreas [1 ]
Christofi, Constantinos [1 ]
Trancoso, Pedro [1 ]
机构
[1] Univ Cyprus, Dept Comp Sci, Nicosia, Cyprus
来源
PROCEEDINGS OF THE 2013 21ST EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING | 2013年
关键词
D O I
10.1109/PDP.2013.14
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Decision Support System (DSS) workloads are known to be one of the most time-consuming database workloads that process large data sets. Traditionally, DSS queries have been accelerated using large-scale multiprocessors. In this work we exploit the benefits of using future many-core architectures, more specifically on-chip clustered many-core architectures. To achieve this goal we propose different representative data parallel versions of the original database scan and join algorithms. We also study the impact on the performance when on-chip memory, shared among all cores, is used as a prefetching buffer. For our experiments we study the behaviour of three queries from the standard DSS benchmark TPC-H executing on the Intel Single chip Cloud Computer experimental processor (Intel SCC). Our results show that parallelism can be well exploited by such architectures and how important it is to have a balance between computation and data intensity. Moreover, from our experimental results we show that performance improvement of 5x and 10x for the corresponding query implementation without data prefetching. Finally we show how we could efficiently use the system in order to achieve high power-performance efficiency when using the proposed prefetching buffer.
引用
收藏
页码:24 / 28
页数:5
相关论文
共 10 条
  • [1] Howard J., 2010, PROCEEDINGS OF THE I
  • [2] Ioannou N., 2011, Proceedings 2011 International Conference on Parallel Architectures and Compilation Techniques (PACT), P131, DOI 10.1109/PACT.2011.19
  • [3] Koufaty D., 1999, Proceedings of the 1999 International Conference on Parallel Processing, P181, DOI 10.1109/ICPP.1999.797403
  • [4] Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors
    Luk, CK
    [J]. 28TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2001, : 40 - 51
  • [5] Papadopoulos K, 2008, I SYMP CONSUM ELECTR, P1, DOI 10.1109/ICELMACH.2008.4800190
  • [6] Petrides P., 2011, PROCEEDINGS OF THE T, P81
  • [7] Sherwood T, 2000, INT SYMP MICROARCH, P42, DOI 10.1109/MICRO.2000.898057
  • [8] Timothy M., 2007, PROCEEDINGS OF THE 2
  • [9] Trancoso P, 2009, CF'09: CONFERENCE ON COMPUTING FRONTIERS & WORKSHOPS, P117
  • [10] Transaction Processing Council, 2006, TPC BENCHMARK H DECI