A Quasi-2D Threshold Voltage Model for Short-channel Junctionless (JL) Double-gate MOSFETs

被引：0
|
作者：
Chiang, Te-Kuang [1 ]
机构：
[1] Natl Univ Kaohsiung, Adv Devices Simulat Labotory, Dept Elect Engn, Kaohsiung, Taiwan
来源：
2012 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID STATE CIRCUIT (EDSSC) | 2012年
关键词：
bulk conduction mode; quasi-2D scaling theory; threshold voltage; junctionless(JL) double-gate MOSFETs;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Based on the bulk conduction mode of the quasi-2D scaling theory, an analytical threshold voltage model for short-channel junctionless (JL) double-gate MOSFETs is developed for the first time. The model explicitly shows how the device parameters such as the silicon thickness, oxide thickness, drain bias, and channel length affect the threshold voltage degradation. The model can also be extended to modeling accumulation/inversion (AM/IV) operation mode for junctionless/junction-based (JUJB) double-gate MOSFETs. The model is verified by the 2-D device simulator and can be easily used to explore the threshold voltage behavior of the JL double-gate MOSFEs due to its simple formula and computational efficiency.
引用
收藏
页数：4
相关论文
共 50 条
  • [41] Precise Modeling Framework for Short-Channel Double-Gate and Gate-All-Around MOSFETs
    Borli, Hakon
    Kolberg, Sigbjorn
    Fjeldly, Tor A.
    Iniguez, Benjamin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2678 - 2686
  • [42] A DOPING DEPENDENT THRESHOLD VOLTAGE MODEL OF UNIFORMLY DOPED SHORT-CHANNEL SYMMETRIC DOUBLE-GATE (DG) MOSFET'S
    Tiwari, P. K.
    Dubey, S.
    Jit, S.
    JOURNAL OF NANO- AND ELECTRONIC PHYSICS, 2011, 3 (01) : 963 - 971
  • [43] Analytical threshold voltage model for lightly doped short-channel tri-gate MOSFETs
    Tsormpatzoglou, A.
    Tassis, D. H.
    Dimitriadis, C. A.
    Ghibaudo, G.
    Collaert, N.
    Pananakakis, G.
    SOLID-STATE ELECTRONICS, 2011, 57 (01) : 31 - 34
  • [44] 2-D Quantum Confined Threshold Voltage Shift Model for Asymmetric Short-Channel Junctionless Quadruple-Gate FETs
    Bae, Min Soo
    Yun, Ilgu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (11) : 5504 - 5510
  • [45] Analytical threshold voltage model for double-gate MOSFETs with localized charges
    Kang, Hongki
    Han, Jin-Woo
    Choi, Yang-Kyu
    IEEE ELECTRON DEVICE LETTERS, 2008, 29 (08) : 927 - 930
  • [46] A Doping-Dependent Subthreshold Current Model for Short-Channel Symmetric Double-Gate (DG) MOSFETs
    Tiwari, Pramod Kumar
    Jit, S.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2010, 5 (01) : 82 - 88
  • [47] A surface-potential based drain current model for short-channel symmetric double-gate junctionless transistor
    Baruah, Ratul Kumar
    Paily, Roy P.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2016, 15 (01) : 45 - 52
  • [48] Subthreshold Current Model for Short-Channel Double-Gate (DG) MOSFETs with a Vertical Gaussian Doping Profile
    Tiwari, Pramod Kumar
    Jit, S.
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2011, 8 (07) : 1296 - 1303
  • [49] A surface-potential based drain current model for short-channel symmetric double-gate junctionless transistor
    Ratul Kumar Baruah
    Roy P. Paily
    Journal of Computational Electronics, 2016, 15 : 45 - 52
  • [50] A subthreshold current model for nanoscale short channel junctionless MOSFETs applicable to symmetric and asymmetric double-gate structure
    Jin, Xiaoshi
    Liu, Xi
    Kwon, Hyuck-In
    Lee, Jung-Hee
    Lee, Jong-Ho
    SOLID-STATE ELECTRONICS, 2013, 82 : 77 - 81
12345