A Quasi-2D Threshold Voltage Model for Short-channel Junctionless (JL) Double-gate MOSFETs

被引：0
|
作者：
Chiang, Te-Kuang [1 ]
机构：
[1] Natl Univ Kaohsiung, Adv Devices Simulat Labotory, Dept Elect Engn, Kaohsiung, Taiwan
来源：
2012 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID STATE CIRCUIT (EDSSC) | 2012年
关键词：
bulk conduction mode; quasi-2D scaling theory; threshold voltage; junctionless(JL) double-gate MOSFETs;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Based on the bulk conduction mode of the quasi-2D scaling theory, an analytical threshold voltage model for short-channel junctionless (JL) double-gate MOSFETs is developed for the first time. The model explicitly shows how the device parameters such as the silicon thickness, oxide thickness, drain bias, and channel length affect the threshold voltage degradation. The model can also be extended to modeling accumulation/inversion (AM/IV) operation mode for junctionless/junction-based (JUJB) double-gate MOSFETs. The model is verified by the 2-D device simulator and can be easily used to explore the threshold voltage behavior of the JL double-gate MOSFEs due to its simple formula and computational efficiency.
引用
收藏
页数：4
相关论文
共 50 条
  • [21] Compact model of the quantum short-channel threshold voltage in symmetric Double-Gate MOSFET
    Munteanu, D
    Autran, JL
    Harrison, S
    Nehari, K
    Tintori, O
    Skotnicki, T
    MOLECULAR SIMULATION, 2005, 31 (12) : 831 - 837
  • [22] Compact Model for Short-Channel Junctionless Accumulation Mode Double Gate MOSFETs
    Holtij, Thomas
    Graef, Michael
    Marie Hain, Franziska
    Kloes, Alexander
    Iniguez, Benjamin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (02) : 288 - 299
  • [23] Deep submicrometer double-gate fully-depleted SOI PMOS devices: A concise short-channel effect threshold voltage model using a quasi-2D approach
    Chen, SS
    Kuo, JB
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (09) : 1387 - 1393
  • [24] Model for Investigation of Ion/Ioff Ratios In Short-Channel Junctionless Double Gate MOSFETs
    Holtij, Thomas
    Schwarz, Mike
    Graef, Michael
    Hain, Franziska
    Kloes, Alexander
    Iniguez, Benjamin
    2013 14TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS), 2013, : 85 - 88
  • [25] A two-dimensional analytical model for short channel junctionless double-gate MOSFETs
    Jiang, Chunsheng
    Liang, Renrong
    Wang, Jing
    Xu, Jun
    AIP ADVANCES, 2015, 5 (05)
  • [26] Physics based capacitance modeling of short-channel double-gate MOSFETs
    Borli, H.
    Vinkenes, K.
    Fjeldly, T. A.
    PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 5, NO 12 2008, 2008, 5 (12): : 3643 - 3646
  • [27] Analysis of dependence of short-channel effects in double-gate MOSFETs on channel thickness
    Kobayashi, Yusuke
    Kakushima, Kuniyuki
    Ahmet, Parhat
    Rao, V. Ramgopal
    Tsutsui, Kazuo
    Iwai, Hiroshi
    MICROELECTRONICS RELIABILITY, 2010, 50 (03) : 332 - 337
  • [28] DICE: A beneficial short-channel effect in nanoscale double-gate MOSFETs
    Chouksey, Siddharth
    Fossum, Jerry G.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (03) : 796 - 802
  • [29] Compact subthreshold slope modelling of short-channel double-gate MOSFETs
    Monga, U.
    Fjeldly, T. A.
    ELECTRONICS LETTERS, 2009, 45 (09) : 476 - 477
  • [30] Analytical Model of Short-Channel Double-Gate JFETs
    Chang, Jiwon
    Kapoor, Ashok K.
    Register, Leonard F.
    Banerjee, Sanjay K.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2010, 57 (08) : 1846 - 1855
12345