Design of NN-PID controller based on PSO and its FPGA implementation

被引:0
作者
Bai, RL [1 ]
Wang, J [1 ]
Wang, LF [1 ]
Ding, F [1 ]
机构
[1] So Yangtze Univ, Control Sci & Engn Res Ctr, Wuxi 214122, Peoples R China
来源
DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES A-MATHEMATICAL ANALYSIS | 2006年 / 13卷
关键词
controller; PSO; NN-PID; VHDL; FPGA;
D O I
暂无
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
In this paper, a design method of NN-PID controller based on PSO learning, VHDL description and FPGA implementation is proposed. At first. with the simulink of Matlab, the feedforward neural network is trained using PSO algorithm in the closed-loop control system and the optimized parameters of NN-PID are obtained. Then under FPGA's development toolkit, a hierarchical design of the controller based on VHDL is carried out, emphasizing on the research of the single neuron as well as the structure and the realization methods of feedforward neural networks. At last the closed-loop test of the controller, implemented on a FPCA chip, is carried out. The research results indicate that NN-PID controller's training speed based on PSO is quick, the timing validation of the controller based on VHDL description and FPGA implementation is convenient and quality of the controller is robust.
引用
收藏
页码:1307 / 1314
页数:8
相关论文
共 7 条
[1]  
*ALT CORP, QUART VERS 4 0 SOFTW
[2]  
DALAY B, 2000, SYST CHIP INT S, P3
[3]   Artificial neural network implementation on a single FPGA of a pipelined on-line backpropagation [J].
Gadea, R ;
Cerdá, J ;
Ballester, F ;
Mocholí, A .
13TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 2000, :225-230
[4]   Comparison of particle swarm optimization and backpropagation as training algorithms for neural networks [J].
Gudise, VG ;
Venayagamoorthy, GK .
PROCEEDINGS OF THE 2003 IEEE SWARM INTELLIGENCE SYMPOSIUM (SIS 03), 2003, :110-117
[5]  
REAR DS, 2003, IEEE IECON 03, P2453
[6]   Implementation of an RBF neural network on embedded systems: Real-time face tracking and identity verification [J].
Yang, F ;
Paindavoine, M .
IEEE TRANSACTIONS ON NEURAL NETWORKS, 2003, 14 (05) :1162-1175
[7]  
Yasuda K, 2003, IEEE SYS MAN CYBERN, P1554