Single-Cell Stateful Logic Using a Dual-Bit Memristor

被引:45
作者
Kim, Kyung Min [1 ,2 ]
Xu, Nuo [3 ,4 ,5 ,6 ]
Shao, Xinglong [3 ,4 ]
Yoon, Kyung Jean [3 ,4 ]
Kim, Hae Jin [3 ,4 ]
Williams, R. Stanley [1 ]
Hwang, Cheol Seong [3 ,4 ]
机构
[1] Hewlett Packard Enterprise, Hewlett Packard Labs, Palo Alto, CA 94304 USA
[2] Korea Adv Inst Sci & Technol, Dept Mat Sci & Engn, Daejeon 34141, South Korea
[3] Seoul Natl Univ, Dept Mat Sci & Engn, Seoul 08826, South Korea
[4] Seoul Natl Univ, Interuniv Semicond Res Ctr, Seoul 08826, South Korea
[5] Natl Univ Def Technol, Coll Comp, Inst Quantum Informat, Changsha 410073, Hunan, Peoples R China
[6] Natl Univ Def Technol, Coll Comp, State Key Lab High Performance Comp, Changsha 410073, Hunan, Peoples R China
来源
PHYSICA STATUS SOLIDI-RAPID RESEARCH LETTERS | 2019年 / 13卷 / 03期
基金
新加坡国家研究基金会;
关键词
in-memory computation; logic in memory; memristor; multilevel storage; stateful logic; OPERATIONS; MECHANISMS; MEMORIES; ARRAY;
D O I
10.1002/pssr.201800629
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
By combining the functions of Boolean gates and non-volatile memory, stateful logic may enable significant savings in time and energy for computational processes that can be performed directly in main memory and for data analyses in edge environments. A simple reduction to practice this concept is demonstrated by Borghetti et al. in 2010 via a material implication logic gate comprising two parallel memristors and a conditional write operation. Here, a single physical dual-bit memristor, possessing both bipolar and unipolar resistance switching characteristics and utilizing their operations, is demonstrated. This device responds to a conditional write to perform not only implication but multiple other logic functions when configured with a series resistor and addressed with a specific voltage pulse. The simple circuit structure of this dual-bit memristor allows compact sequential logic cascading along the time dimension without a concern of multiple cell accessing related issues. The sequence of implementing a full-adder is also discussed.
引用
收藏
页数:8
相关论文
共 32 条
[11]   Anode-interface localized filamentary mechanism in resistive switching of TiO2 thin films [J].
Kim, Kyung Min ;
Choi, Byung Joon ;
Shin, Yong Cheol ;
Choi, Seol ;
Hwang, Cheol Seong .
APPLIED PHYSICS LETTERS, 2007, 91 (01)
[12]   Dual Conical Conducting Filament Model in Resistance Switching TiO2 Thin Films [J].
Kim, Kyung Min ;
Park, Tae Hyung ;
Hwang, Cheol Seong .
SCIENTIFIC REPORTS, 2015, 5
[13]   Nanofilamentary resistive switching in binary oxide system; a review on the present status and outlook [J].
Kim, Kyung Min ;
Jeong, Doo Seok ;
Hwang, Cheol Seong .
NANOTECHNOLOGY, 2011, 22 (25)
[14]   The conical shape filament growth model in unipolar resistance switching of TiO2 thin film [J].
Kim, Kyung Min ;
Hwang, Cheol Seong .
APPLIED PHYSICS LETTERS, 2009, 94 (12)
[15]   The crossbar latch: Logic value storage, restoration, and inversion in crossbar circuits [J].
Kuekes, PJ ;
Stewart, DR ;
Williams, RS .
JOURNAL OF APPLIED PHYSICS, 2005, 97 (03)
[16]   MAGIC-Memristor-Aided Logic [J].
Kvatinsky, Shahar ;
Belousov, Dmitry ;
Liman, Slavik ;
Satat, Guy ;
Wald, Nimrod ;
Friedman, Eby G. ;
Kolodny, Avinoam ;
Weiser, Uri C. .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (11) :895-899
[17]  
Kwon DH, 2010, NAT NANOTECHNOL, V5, P148, DOI [10.1038/nnano.2009.456, 10.1038/NNANO.2009.456]
[18]  
Kyung Min K., 2011, NANOTECHNOLOGY, V22
[19]   Beyond von Neumann-logic operations in passive crossbar arrays alongside memory operations [J].
Linn, E. ;
Rosezin, R. ;
Tappertzhofen, S. ;
Boettger, U. ;
Waser, R. .
NANOTECHNOLOGY, 2012, 23 (30)
[20]  
Pickett MD, 2013, NAT MATER, V12, P114, DOI [10.1038/NMAT3510, 10.1038/nmat3510]