RNS implementation of FIR filters based on distributed arithmetic using field-programmable logic

被引：0

作者：

García, A ^{[1
]}

Meyer-Bäse, U ^{[1
]}

Lloris, A ^{[1
]}

Taylor, FJ ^{[1
]}

机构：

[1] Univ Granada, Dept Elect & Tecnol Comp, E-18071 Granada, Spain

来源：

ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1: VLSI | 1999年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Field-programmable logic (FPL) densities and performance have steadily improved, allowing DSP solutions to be integrated on a single FPL chip. The primary limitation of FPLs, in DSP-centric applications, is their intrinsically weak arithmetic performance compared to DSP microprocessors and ASICs. In some cases, distributed arithmetic (DA) has been used to mask FPL arithmetic inadequacies. The Residue Number System (RNS) has demonstrated an ability to support high-bandwidth arithmetic with limited resources. This paper presents a methodology for merging distributed arithmetic with the residue number systems to achieve high-performance FPL solutions.

引用

页码：486 / 489

页数：4

共 50 条

[11] FPGA implementation of digital upconversion using distributed arithmetic FIR filters
Salim, T
Devlin, J
Whittington, J
2004 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2004, : 335 - 338
[12] Fast implementation of orthogonal wavelet filterbanks using Field-Programmable Logic
Meyer-Baese, U
Buros, J
Trautmann, W
Taylor, F
ICASSP '99: 1999 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, PROCEEDINGS VOLS I-VI, 1999, : 2119 - 2122
[13] Optimized Implementation of RNS FIR Filters Based on FPGAs
Pontarelli, Salvatore
Cardarilli, Gian Carlo
Re, Marco
Salsano, Adelio
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2012, 67 (03): : 201 - 212
[14] Efficient wavelet Architectures using field-programmable logic and residue number system arithmetic
Ramírez, J
Meyer-Baese, U
García, A
INDEPENDENT COMPONENT ANALYSES, WAVELETS, UNSUPERVISED SMART SENSORS, AND NEURAL NETWORKS II, 2004, 5439 : 222 - 232
[15] Optimized Implementation of RNS FIR Filters Based on FPGAs
Salvatore Pontarelli
Gian Carlo Cardarilli
Marco Re
Adelio Salsano
Journal of Signal Processing Systems, 2012, 67 : 201 - 212
[16] Area-delay tradeoff in distributed arithmetic based implementation of FIR filters
Mehendale, M
Sherlekar, SD
Venkatesh, G
TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 124 - 129
[17] A REVIEW OF FIELD-PROGRAMMABLE LOGIC
CAVLAN, N
EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1980, 25 (07): : 94 - 95
[18] Pipelined Hogenauer CIC filters using field-programmable logic and residue number system
Garcia, A
Meyer-Baese, U
Taylor, F
PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 3085 - 3088
[19] Conjugate distributed arithmetic adaptive FIR filters and their hardware implementation
Huang, Walter
Krishnan, Venkatesh
Anderson, David V.
IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, 2006, : 295 - +
[20] Field-programmable logic and applications
Rissa, T
Wilton, SJE
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (03): : 137 - 138

← 1 2 3 4 5 →