A fast FPGA based coprocessor supporting hard real-time search

被引:0
|
作者
Mandl, C
Fucci, A
Brenner, E
机构
关键词
D O I
10.1109/EURMIC.1997.617366
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In their work an Dual Port Memories [4] [6] S. Cittolin and A. Fucci et, al. describe a design approach for programmable message driven multi port memories (DPMs) with a high throughput (100 MByte/s). The design for nearly sequential requests (typical for some Data Acquisition Systems (DAC systems)) causes accessing problems for more general applications. Considering hard real-time requirements of DAC systems, this paper proposes two hardware implemented (based on FPGA technology) coprocessor architectures for searching in the file descriptor table of the dual port memory and compares them according to implementation costs and performance. Additionally the used searching strategy has been implemented on the TI DSP C40 and the performance has been compared to the hardware implementation. The examined hardware strategy is independent from the rest of the Dual Port Memory and can therefore also be integrated into other computer systems as a generic searching coprocessor.
引用
收藏
页码:499 / 506
页数:8
相关论文
共 50 条
  • [1] FAST COPROCESSOR FILLS FACTORYS REAL-TIME NEEDS
    CHAY, JK
    ELECTRONIC DESIGN, 1984, 32 (01) : 337 - 343
  • [2] Developing an FPGA coprocessor for real-time simulation of power stations
    Matar, M
    Abdel-Rahman, M
    Soliman, A
    ICEEC'04: 2004 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTER ENGINEERING, PROCEEDINGS, 2004, : 791 - 794
  • [3] An FPGA-based coprocessor for real-time fieldbus traffic scheduling - architecture and implementation
    Martins, E
    Almeida, L
    Fonseca, JA
    JOURNAL OF SYSTEMS ARCHITECTURE, 2005, 51 (01) : 29 - 44
  • [4] AN ARCHITECTURE SUPPORTING HARD REAL-TIME COMPUTING
    MOSTERT, S
    MESKE, HP
    HALANG, W
    CONTROL ENGINEERING PRACTICE, 1995, 3 (06) : 863 - 870
  • [5] Real-Time Simulator supporting Heterogeneous CPU/FPGA Architecture
    Baklouti, Zeineb
    Duvivier, David
    Ben Atitallah, Rabie
    Artiba, Abdelhakim
    Belanger, Nicolas
    PROCEEDINGS OF 2013 INTERNATIONAL CONFERENCE ON INDUSTRIAL ENGINEERING AND SYSTEMS MANAGEMENT (IEEE-IESM 2013), 2013, : 743 - 750
  • [6] Easy and hard testbeds for real-time search algorithms
    Koenig, S
    Simmons, RG
    PROCEEDINGS OF THE THIRTEENTH NATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND THE EIGHTH INNOVATIVE APPLICATIONS OF ARTIFICIAL INTELLIGENCE CONFERENCE, VOLS 1 AND 2, 1996, : 279 - 285
  • [7] COPROCESSOR FOR REAL-TIME DYNAMIC VERTICAL MIGRATION
    LUQUE, E
    SORRIBES, J
    RIPOLL, A
    MICROPROCESSING AND MICROPROGRAMMING, 1987, 20 (1-3): : 197 - 202
  • [8] DESIGNING A REAL-TIME COPROCESSOR FOR ADA TASKING
    ROOS, J
    IEEE DESIGN & TEST OF COMPUTERS, 1991, 8 (01): : 67 - 79
  • [9] Real-time sensing channel modelling based on an FPGA and real-time controller
    Postolache, O.
    Pereira, J. M. Dias
    Girao, P. Silva
    2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 557 - +
  • [10] Scheduling coprocessor for enhanced Least-Laxity-First scheduling in hard real-time systems
    Hildebrandt, J
    Golatowski, F
    Timmermann, D
    PROCEEDINGS OF THE 11TH EUROMICRO CONFERENCE ON REAL-TIME SYSTEMS, 1999, : 208 - 215