Short-Term Memory Dynamics of TiN/Ti/TiO2/SiOx/Si Resistive Random Access Memory

被引:32
作者
Cho, Hyojong [1 ]
Kim, Sungjun [1 ]
机构
[1] Dongguk Univ, Div Elect & Elect Engn, Seoul 04620, South Korea
基金
新加坡国家研究基金会;
关键词
memristor; synapse device; neuromorphic computing; short-term memory; titanium dioxide; SWITCHING MECHANISM; ANALOG MEMRISTOR; LOW-POWER; BILAYER; DEVICE;
D O I
10.3390/nano10091821
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
In this study, we investigated the synaptic functions of TiN/Ti/TiO2/SiOx/Si resistive random access memory for a neuromorphic computing system that can act as a substitute for the von-Neumann computing architecture. To process the data efficiently, it is necessary to coordinate the information that needs to be processed with short-term memory. In neural networks, short-term memory can play the role of retaining the response on temporary spikes for information filtering. In this study, the proposed complementary metal-oxide-semiconductor (CMOS)-compatible synaptic device mimics the potentiation and depression with varying pulse conditions similar to biological synapses in the nervous system. Short-term memory dynamics are demonstrated through pulse modulation at a set pulse voltage of -3.5 V and pulse width of 10 ms and paired-pulsed facilitation. Moreover, spike-timing-dependent plasticity with the change in synaptic weight is performed by the time difference between the pre- and postsynaptic neurons. The SiO(x)layer as a tunnel barrier on a Si substrate provides highly nonlinear current-voltage (I-V) characteristics in a low-resistance state, which is suitable for high-density synapse arrays. The results herein presented confirm the viability of implementing a CMOS-compatible neuromorphic chip.
引用
收藏
页码:1 / 13
页数:13
相关论文
共 62 条
[1]   One bipolar transistor selector - One resistive random access memory device for cross bar memory array [J].
Aluguri, R. ;
Kumar, D. ;
Simanjuntak, F. M. ;
Tseng, T. Y. .
AIP ADVANCES, 2017, 7 (09)
[2]   Gradual switching and self-rectifying characteristics of Cu/α-IGZO/p+-Si RRAM for synaptic device application [J].
Bang, Suhyun ;
Kim, Min-Hwi ;
Kim, Tae-Hyeon ;
Lee, Dong Keun ;
Kim, Sungjun ;
Cho, Seongjae ;
Park, Byung-Gook .
SOLID-STATE ELECTRONICS, 2018, 150 :60-65
[3]   High precision analogue memristor state tuning [J].
Berdan, R. ;
Prodromakis, T. ;
Toumazou, C. .
ELECTRONICS LETTERS, 2012, 48 (18) :1105-1106
[4]   Asymmetric bipolar resistive switching in solution-processed Pt/TiO2/W devices [J].
Biju, Kuyyadi P. ;
Liu, XinJun ;
Bourim, El Mostafa ;
Kim, Insung ;
Jung, Seungjae ;
Siddik, Manzar ;
Lee, Joonmyoung ;
Hwang, Hyunsang .
JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2010, 43 (49)
[5]   Engineering amorphous-crystalline interfaces in TiO2-x/TiO2-y-based bilayer structures for enhanced resistive switching and synaptic properties [J].
Bousoulas, P. ;
Asenov, P. ;
Karageorgiou, I. ;
Sakellaropoulos, D. ;
Stathopoulos, S. ;
Tsoukalas, D. .
JOURNAL OF APPLIED PHYSICS, 2016, 120 (15)
[6]   Temperature-Dependent Non-linear Resistive Switching Characteristics and Mechanism Using a New W/WO3/WOx/W Structure [J].
Chakrabarti, Somsubhra ;
Samanta, Subhranu ;
Maikap, Siddheswar ;
Rahaman, Sheikh Ziaur ;
Cheng, Hsin-Ming .
NANOSCALE RESEARCH LETTERS, 2016, 11
[7]   Pathways to efficient neuromorphic computing with non-volatile memory technologies [J].
Chakraborty, I. ;
Jaiswal, A. ;
Saha, A. K. ;
Gupta, S. K. ;
Roy, K. .
APPLIED PHYSICS REVIEWS, 2020, 7 (02)
[8]   Mechanism of Nonlinear Switching in HfO2-Based Crossbar RRAM With Inserting Large Bandgap Tunneling Barrier Layer [J].
Chand, Umesh ;
Huang, Kuan-Chang ;
Huang, Chun-Yang ;
Tseng, Tseung-Yuen .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (11) :3665-3670
[9]   Analog Resistive Switching and Synaptic Functions in WOx/TaOx Bilayer through Redox-Induced Trap-Controlled Conduction [J].
Chen, Wei-Ju ;
Cheng, Chia-Hao ;
Lin, Pei-En ;
Tseng, Yi-Ting ;
Chang, Ting-Chang ;
Chen, Jen-Sue .
ACS APPLIED ELECTRONIC MATERIALS, 2019, 1 (11) :2422-2430
[10]   PRIME: A Novel Processing-in-memory Architecture for Neural Network Computation in ReRAM-based Main Memory [J].
Chi, Ping ;
Li, Shuangchen ;
Xu, Cong ;
Zhang, Tao ;
Zhao, Jishen ;
Liu, Yongpan ;
Wang, Yu ;
Xie, Yuan .
2016 ACM/IEEE 43RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2016, :27-39