HYSTERY: a hybrid scheduling and mapping approach to optimize temperature, energy consumption and lifetime reliability of heterogeneous multiprocessor systems

被引:22
作者
Abdi, Athena [1 ]
Zarandi, Hamid R. [1 ]
机构
[1] Amirkabir Univ Technol, Dept Comp Engn & Informat Technol, Tehran Polytech, Tehran, Iran
关键词
Heterogeneous MPSoCs; Hybrid scheduling and mapping; Lifetime reliability; Power consumption; Temperature; AWARE; POWER;
D O I
10.1007/s11227-018-2248-2
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, a hybrid scheduling and mapping approach to jointly optimize performance, lifetime reliability, energy consumption and temperature of heterogeneous multiprocessor systems on chip (MPSoCs), called "HYSTERY," is proposed. Due to the growth of dynamic behavior in modern applications of embedded systems, along with necessity of performing complicated computations to jointly optimize the main design challenges of MPSoCs, we propose a hybrid scheduling approach in this paper. The proposed approach deals with the optimization of the mentioned design challenges at the design-time through solving an optimization problem and considering load balancing in task assignment. Moreover, at the runtime, the derived static solution is applied to the system and the design metrics monitored periodically and controlled, if required, to adapt the static scheduling decisions at the runtime. Several experiments with synthetic and real-life applications demonstrate that the proposed approach can effectively optimize the design challenges and manage dynamism of execution environment. In comparison with the uncontrolled runtime scheduling approach, HYSTERY shows 20% improvement in temperature averagely, which subsequently enhance lifetime reliability and power consumption. Furthermore, HYSTERY improves the main design parameters of MPSOCs about 21% in average compared to the existing scheduling approaches.
引用
收藏
页码:2213 / 2238
页数:26
相关论文
共 53 条
  • [1] [Anonymous], 2006, MULTICRITERIA SCHEDU, DOI DOI 10.1007/B106275
  • [2] [Anonymous], HIGH SPEED VLSI INTE
  • [3] [Anonymous], 2001, IEEE INT WORKSH WORK
  • [4] [Anonymous], 2004, Handbook of Scheduling: Algorithms, Models, and Performance Analysis
  • [5] [Anonymous], 2017, IEEE T COMPUT AIDED
  • [6] Assayad I, 2012, INT J SOFTW TOOLS TE, V15, P229
  • [7] ON THE COMPLEXITY OF SCHEDULING PROBLEMS FOR PARALLEL PIPELINED MACHINES
    BERNSTEIN, D
    RODEH, M
    GERTNER, I
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (09) : 1308 - 1313
  • [8] Blomberg T., 1996, THESIS
  • [9] Bolchini C, 2013, 2013 IEEE INT S DEF
  • [10] Chantem T, 2013, DES AUT TEST EUR C E