Low AND Depth and Efficient Inverses: a Guide on S-boxes for Low-latency Masking

被引:24
|
作者
Bilgin, Begul [1 ]
De Meyer, Lauren [2 ]
Duval, Sebastien [3 ]
Levi, Itamar [3 ,4 ]
Standaert, Francois-Xavier [3 ]
机构
[1] Rambus, Cryptog Res, Rotterdam, Netherlands
[2] Katholieke Univ Leuven, Comp Secur & Ind Cryptog COSIC, Leuven, Belgium
[3] UCLouvain, Louvain La Neuve, Belgium
[4] Bar Ilan Univ BIU, Ramat Gan, Israel
基金
欧盟地平线“2020”;
关键词
S-box; lightweight cryptography; masking; multiplicative complexity; AND depth; MULTIPLICATIVE COMPLEXITY; PERMUTATIONS; ENCRYPTION; CLASSIFICATION; HARDWARE; FAMILY;
D O I
10.13154/tosc.v2020.i1.144-184
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
In this work, we perform an extensive investigation and construct a portfolio of S-boxes suitable for secure lightweight implementations, which aligns well with the ongoing NIST Lightweight Cryptography competition. In particular, we target good functional properties on the one hand and efficient implementations in terms of AND depth and AND gate complexity on the other. Moreover, we also consider the implementation of the inverse S-box and the possibility for it to share resources with the forward S-box. We take our exploration beyond the conventional small (and even) S-box sizes. Our investigation is twofold: (1) we note that implementations of existing S-boxes are not optimized for the criteria which define masking complexity (AND depth and AND gate complexity) and improve a tool published at FSE 2016 by Stoffelen in order to fill this gap. (2) We search for new S-box designs which take these implementation properties into account from the start. We perform a systematic search based on the properties of not only the S-box but also its inverse as well as an exploration of larger S-box sizes using length-doubling structures. The result of our investigation is not only a wide selection of very good S-boxes, but we also provide complete descriptions of their circuits, enabling their integration into future work.
引用
收藏
页码:144 / 184
页数:41
相关论文
共 50 条
  • [1] Research on Construction of Low-Latency S-Boxes and Bidirectional Low-Latency Properties
    Wu, Rui-Chen
    Zhang, Lei
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2024, 52 (11): : 3769 - 3779
  • [2] A further study on bridge structures and constructing bijective S-boxes for low-latency masking
    Tian, Shizhu
    Liu, Yitong
    Zeng, Xiangyong
    DESIGNS CODES AND CRYPTOGRAPHY, 2023, 91 (11) : 3709 - 3739
  • [3] A further study on bridge structures and constructing bijective S-boxes for low-latency masking
    Shizhu Tian
    Yitong Liu
    Xiangyong Zeng
    Designs, Codes and Cryptography, 2023, 91 : 3709 - 3739
  • [4] Low-Latency Boolean Functions and Bijective S-boxes
    Rasoolzadeh, Shahram
    IACR TRANSACTIONS ON SYMMETRIC CRYPTOLOGY, 2022, 2022 (03) : 403 - 447
  • [5] Low-Latency Hardware Masking of PRINCE
    Muller, Nicolai
    Moos, Thorben
    Moradi, Amir
    CONSTRUCTIVE SIDE-CHANNEL ANALYSIS AND SECURE DESIGN, COSADE 2021, 2021, 12910 : 148 - 167
  • [6] Low-latency hardware masking with application to AES
    Sasdrich P.
    Bilgin B.
    Hutter M.
    Marson M.E.
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2020, 2020 (02): : 300 - 326
  • [7] Dynamic inhomogeneous S-Boxes design for efficient AES masking mechanisms
    Research Center for VLSI and Systems, Huazhong University of Science and Technology, Wuhan, 430074, China
    J. China Univ. Post Telecom., 2008, 2 (72-76):
  • [9] CONSTRUCTING S-BOXES WITH LOW MULTIPLICATIVE COMPLEXITY
    Zajac, Pavol
    STUDIA SCIENTIARUM MATHEMATICARUM HUNGARICA, 2015, 52 (02) : 135 - 153
  • [10] Time Sharing-A Novel Approach to Low-Latency Masking
    Kumar, S.V. Dilip
    Dhooghe, Siemen
    Balasch, Josep
    Gierlichs, Benedikt
    Verbauwhede, Ingrid
    IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024, 2024 (03): : 249 - 272