Bump and Underfill Effects on Thermal Behaviors of Flip-Chip LED Packages: Measurement and Modeling

被引:25
|
作者
Tsai, Ming-Yi [1 ]
Tang, Chung-Yi [1 ]
Yen, Chia-Yi [2 ]
Chang, Liann-Be [2 ]
机构
[1] Chang Gung Univ, Dept Mech Engn, Tao Yuan 333, Taiwan
[2] Chang Gung Univ, Dept Elect Engn, Tao Yuan 333, Taiwan
关键词
Flip chip (FC); junction temperature; light-emitting diode (LED); thermal resistance; LIGHT-EMITTING-DIODES; CONDUCTIVITY;
D O I
10.1109/TDMR.2013.2248365
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The goal of this paper is to experimentally and numerically study the thermal behaviors of flip-chip (FC) light-emitting diode (LED) packages with and without underfills and, furthermore, to compare it with conventional wire-bonding LED packages in order to understand its thermal dissipation mechanism. In experimental analyses, the junction temperature T-j and surface temperatures are measured by a junction temperature tester, thermal couples, and an infrared thermal imager, whereas the numerical analysis is carried out by an ANSYS simulation. After the validation of the simulation model with experimental results, the effects of FC bump number and underfill thermal conductivity on both T-j and thermal resistance R-th of the packages are investigated by this validated model. Furthermore, a simple model of effective thermal conductivity for a composite material of bumps and underfills is proposed for thermal analysis of the FCLED packages. Thermal results for the packages are presented and discussed in terms of volume fraction and thermal conductivity for bumps and underfills in this paper.
引用
收藏
页码:161 / 168
页数:8
相关论文
共 50 条
  • [1] An improvement of thermal conductivity of underfill materials for flip-chip packages
    Li, HY
    Jacob, KI
    Wong, CP
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2003, 26 (01): : 25 - 32
  • [2] An improvement of thermal conductivity of underfill materials for flip-chip packages
    Li, H., 1600, Institute of Electrical and Electronics Engineers Inc. (26):
  • [3] Measurement of underfill interfacial and bulk fracture toughness in flip-chip packages
    Swaminathan, Shrikant
    Sikka, Kamal K.
    Indyk, Richard F.
    Sinha, Tuhin
    MICROELECTRONICS RELIABILITY, 2016, 66 : 161 - 172
  • [4] Analysis of chip/bump/ceramic interface of flip-chip bonded LED directly on ceramic packages
    Department of Science and Engineering, Yamaguchi University, Yamaguchi, Japan
    J. Light Vis. Environ., 2008, 2 (234-237):
  • [5] Reliability evaluation of underfill in flip-chip organic BGA packages
    Banks, DR
    Pofahl, RG
    Sylvester, MF
    1997 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, PROCEEDINGS, 1997, 3235 : 124 - 125
  • [6] Study of Underfill-to-Soldermask Delamination in Flip-chip Packages
    Oh, Z. Y.
    Newman, R.
    Ong, M. C.
    Foo, F. J.
    2012 19TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2012,
  • [7] Multiscale, Multiphysics Model of Underfill Flow for Flip-Chip Packages
    Zhou, Siyi
    Sun, Ying
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (06): : 893 - 902
  • [8] A Multiscale Modeling and Experimental Study of Underfill Flow and Void Formation for Flip-Chip Packages
    Zhou, Siyi
    Sun, Ying
    Libres, Jeremias
    Gurrum, Siva
    Thompson, Patrick
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 2004 - +
  • [9] Underfill of flip-chip: The effect of contact angle and solder bump arrangement
    Young, Wen-Bin
    Yang, Wen-Lin
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2006, 29 (03): : 647 - 653
  • [10] Mechanical fatigue test method for chip/underfill delamination in flip-chip packages
    Hirohata, K
    Kawamura, N
    Mukai, M
    Kawakami, T
    Aoki, H
    Takahashi, K
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (03): : 217 - 222