Panzer: A 6 x 6 photonic router for optical network on chip

被引：4

作者：

Huang, Lei ^{[1
]}

Wang, Kun ^{[2
]}

Qi, Shixiong ^{[1
]}

Gu, Huaxi ^{[1
]}

Yang, Yintang ^{[3
]}

机构：

[1] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Peoples R China

[2] Xidian Univ, Sch Comp Sci & Technol, Xian 710071, Peoples R China

[3] Xidian Univ, Sch Inst Microelect, Xian 710071, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2016年 / 13卷 / 21期

基金：

美国国家科学基金会;

关键词：

optical router; photonic NoC; six ports; ON-CHIP;

D O I：

10.1587/elex.13.20160719

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Photonic interconnection network plays an increasingly significant role in on-chip microarchitecture. As the heart of optical network on chips, the photonic routers implement the function of routing package from input ports to output ports. In this letter, we proposed Panzer, a 6 x 6 optical router to meet the extension demand of on-chip network. Compared with other routers, Panzer has the lowest insertion loss and the fewest number of microring resonator. We simulated the 64-core improved mesh built with Panzer, and showed the end-to-end delay and network throughput under neighbor traffic patterns.

引用

页数：6

共 10 条

[1] Building manycore processor-to-DRAM networks with monolithic silicon photonics
Batten, Christopher
Joshi, Ajay
Orcutt, Jason
Khilo, Anatoly
Moss, Benjamin
Holzwarth, Charles
Popovic, Milos
Li, Hanqing
Smith, Henry
Hoyt, Judy
Kartner, Franz
Ram, Rajeev
Stojanovic, Vladimir
Asanovic, Krste
[J]. 16TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, 2008, : 21 - +
[2] Briere M., 2007, DESIGN AUTOMATION TE, P1
[3] A Fully Optical Ring Network-on-Chip with Static and Dynamic Wavelength Allocation
Cisse, Ahmadou Dit Adi
Koibuchi, Michihiro
Yoshimi, Masato
Irie, Hidetsugu
Yoshinaga, Tsutomu
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2013, E96D (12): : 2545 - 2554
[4] A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip
Gu, Huaxi
Mo, Kwai Hung
Xu, Jiang
Zhang, Wei
[J]. 2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 19 - +
[5] System-Level Design Framework for Insertion-Loss-Minimized Optical Network-on-Chip Router Architectures
Lee, Jae Hoon
Yoo, Jae-Chern
Han, Tae Hee
[J]. JOURNAL OF LIGHTWAVE TECHNOLOGY, 2014, 32 (18) : 3161 - 3174
[6] Sparse matrix-vector multiplication on the Single-Chip Cloud Computer many-core processor
Pichel, Juan C.
Rivera, Francisco F.
[J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2013, 73 (12) : 1539 - 1550
[7] Cascaded Microresonator-Based Matrix Switch for Silicon On-Chip Optical Interconnection
Poon, Andrew W.
Luo, Xianshu
Xu, Fang
Chen, Hui
[J]. PROCEEDINGS OF THE IEEE, 2009, 97 (07) : 1216 - 1238
[8] Tan X., 2011, S PHOT OPT SOPO, P1, DOI DOI 10.1109/SOPO.2011.5780550
[9] A Generic Optical Router Design for Photonic Network-on-Chips
Tan, Xianfang
Yang, Mei
Zhang, Lei
Jiang, Yingtao
Yang, Jianyi
[J]. JOURNAL OF LIGHTWAVE TECHNOLOGY, 2012, 30 (03) : 368 - 376
[10] Crosstalk Noise Analysis and Optimization in 5 x 5 Hitless Silicon-Based Optical Router for Optical Networks-on-Chip (ONoC)
Xie, Yiyuan
Xu, Jiang
Zhang, Jianguo
Wu, Zhengmao
Xia, Guangqiong
[J]. JOURNAL OF LIGHTWAVE TECHNOLOGY, 2012, 30 (01) : 198 - 203

← 1 →