Computing with networks of spiking neurons on a biophysically motivated floating-gate based neuromorphic integrated circuit

被引:24
|
作者
Brink, S. [1 ]
Nease, S. [1 ]
Hasler, P. [1 ]
机构
[1] Georgia Inst Technol, Atlanta, GA 30308 USA
关键词
Neuromorphic VLSI; Floating-gate transistor; Single transistor learning synapse; Spiking winner-take-all; Synfire chain; DEPENDENT PLASTICITY; SILICON NEURON; FIRE NEURONS; VLSI; SYNAPSES; MODELS; ARRAY;
D O I
10.1016/j.neunet.2013.02.011
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Results are presented from several spiking network experiments performed on a novel neuromorphic integrated circuit. The networks are discussed in terms of their computational significance, which includes applications such as arbitrary spatiotemporal pattern generation and recognition, winner-take-all competition, stable generation of rhythmic outputs, and volatile memory. Analogies to the behavior of real biological neural systems are also noted. The alternatives for implementing the same computations are discussed and compared from a computational efficiency standpoint, with the conclusion that implementing neural networks on neuromorphic hardware is significantly more power efficient than numerical integration of model equations on traditional digital hardware. (C) 2013 Elsevier Ltd. All rights reserved.
引用
收藏
页码:39 / 49
页数:11
相关论文
共 39 条
  • [1] IGZO-based floating-gate synaptic transistors for neuromorphic computing
    He, Yongli
    Liu, Rui
    Jiang, Shanshan
    Chen, Chunsheng
    Zhu, Li
    Shi, Yi
    Wan, Qing
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2020, 53 (21)
  • [2] A multinanodot floating-gate MOSFET circuit for spiking neuron models
    Morie, T
    Matsuura, T
    Nagata, M
    Iwata, A
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2003, 2 (03) : 158 - 164
  • [3] A biophysically based dendrite model using programmable floating-gate devices
    Brink, Stephen
    Koziol, Scott
    Ramakrishnan, Shubha
    Hasler, Paul
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 432 - 435
  • [4] Floating-gate photosensitive synaptic transistors with tunable functions for neuromorphic computing
    Li, Lingkai
    Wang, Xiao-Lin
    Pei, Junxiang
    Liu, Wen-Jun
    Wu, Xiaohan
    Zhang, David Wei
    Ding, Shi-Jin
    SCIENCE CHINA-MATERIALS, 2021, 64 (05) : 1219 - 1229
  • [5] An Overturned Charge Injection Synaptic Transistor With a Floating-Gate for Neuromorphic Hardware Computing
    Kim, Myung-Su
    Kim, Jin-Ki
    Yun, Gyeong-Jun
    Yu, Ji-Man
    Han, Joon-Kyu
    Lee, Jung-Woo
    Seo, Seokho
    Choi, Shinhyun
    Choi, Yang-Kyu
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (09) : 1440 - 1443
  • [6] Modeling a Floating-Gate Memristive Device for Computer Aided Design of Neuromorphic Computing
    Danial, L.
    Gupta, V
    Pikhay, E.
    Roizin, Y.
    Kvatinsky, S.
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 472 - 477
  • [7] Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing
    Fuller, Elliot J.
    Keene, Scott T.
    Melianas, Armantas
    Wang, Zhongrui
    Agarwal, Sapan
    Li, Yiyang
    Tuchman, Yaakov
    James, Conrad D.
    Marinella, Matthew J.
    Yang, J. Joshua
    Salleo, Alberto
    Talin, A. Alec
    SCIENCE, 2019, 364 (6440) : 570 - +
  • [8] An integrated multi-scroll circuit with floating-gate mosfets
    Fujiwara, T
    Horio, Y
    Aihara, K
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III: GENERAL & NONLINEAR CIRCUITS AND SYSTEMS, 2003, : 180 - 183
  • [9] A programmable diffuser circuit based on floating-gate devices
    Smith, PD
    Hasler, P
    2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2002, : 291 - 294
  • [10] Flexible Floating-Gate Electric-Double-Layer Organic Transistor for Neuromorphic Computing
    Zheng, Chaoyue
    Liao, Yuan
    Wang, Junjie
    Zhou, Ye
    Han, Su-Ting
    ACS APPLIED MATERIALS & INTERFACES, 2022, 14 (51) : 57102 - 57112