A new compact temperature-compensated CMOS current reference

被引：91

作者：

Fiori, F ^{[1
]}

Crovetti, PS ^{[1
]}

机构：

[1] Politecn Torino, Dipartimento Elettron, I-10129 Turin, Italy

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2005年 / 52卷 / 11期

关键词：

analog integrated circuits; current reference; curvature compensation; MOS integrated circuits; temperature compensation; temperature drift;

D O I：

10.1109/TCSII.2005.852529

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper describes a new circuit integrated on silicon, which generates temperature-independent bias currents. Such a circuit is firstly employed to obtain a current reference with first-order temperature compensation, then it is modified to obtain second-order temperature compensation. The operation principle of the new circuits is described and the relationships between design and technology process parameters are derived. These circuits have been designed by a 0.35 mu m BiCMOS technology process and the thermal drift of the reference current has been evaluated by computer simulations. They show good thermal performance and in particular, the new second-order temperature-compensated current reference has a mean temperature drift of only 28 ppm/degrees C in the temperature range between -30 degrees C and 100 degrees C.

引用

页码：724 / 728

页数：5

共 50 条

[21] A temperature-compensated CMOS ring oscillator for DC-DC converters [J].

Xia Xiaojuan ;

Ji XinCun ;

Guo Yufeng ;

Zhu Bing ;

Wang Lei .

IEICE ELECTRONICS EXPRESS, 2013, 10 (22)

[22] CMOS Current Reference with Temperature Compensation [J].

Jahagirdar, Vedavyas ;

Hirur, Rakesh .

2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES, 2015,

[23] Circuit design of an on-chip temperature-compensated constant transconductance reference [J].

Chen, JW ;

Shi, BX .

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 37 (03) :215-222

[24] Circuit Design of an On-Chip Temperature-Compensated Constant Transconductance Reference [J].

Jiwei Chen ;

Bingxue Shi .

Analog Integrated Circuits and Signal Processing, 2003, 37 :215-222

[25] A temperature-compensated bandgap voltage reference circuit for high precision applications [J].

Paul, R ;

Patra, A .

PROCEEDINGS OF THE IEEE INDICON 2004, 2004, :553-556

[26] A low-temperature coefficient, low power, and area-efficient temperature-compensated CMOS voltage reference for energy harvesting systems [J].

Komal Duggal ;

Rishikesh Pandey ;

Vandana Niranjan .

Analog Integrated Circuits and Signal Processing, 2025, 124 (2)

[27] A Temperature-Compensated Power-on-Reset Circuit in 40nm CMOS [J].

Lin, Yanfei ;

Xu, Ken .

2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,

[28] A Sub-1 V, Nanopower, ZTC Based Zero-VT Temperature-Compensated Current Reference [J].

Cordova, David ;

de Oliveira, Arthur C. ;

Toledo, Pedro ;

Klimach, Hamilton ;

Bampi, Sergio ;

Fabris, Eric .

2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, :258-261

[29] A resistorless CMOS current reference with temperature compensation [J].

严伟 ;

田鑫 ;

李文宏 ;

刘冉 .

半导体学报, 2011, 32 (03) :112-115

[30] A resistorless CMOS current reference with temperature compensation [J].

Yan Wei ;

Tian Xin ;

Li Wenhong ;

Liu Ran .

JOURNAL OF SEMICONDUCTORS, 2011, 32 (03)

← 1 2 3 4 5 →