An On-Chip Error Detection Method to Reduce the Post-Silicon Debug Time

被引：6
|
作者：
Oh, Hyunggoy [1 ]
Han, Taewoo [2 ]
Choi, Inhyuk [1 ]
Kang, Sungho [1 ]
机构：
[1] Yonsei Univ, Dept Elect & Elect Engn, Seoul, South Korea
[2] Samsung Elect, Dept SOC Design Team, Gyeonggi Do, South Korea
来源：
IEEE TRANSACTIONS ON COMPUTERS | 2017年 / 66卷 / 01期
基金：
新加坡国家研究基金会;
关键词：
Post-silicon debug; MISR compaction; trace buffer; debug time; COMPRESSION;
D O I：
10.1109/TC.2016.2561920
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Debug time has become a major issue in post silicon debug because of the increasingly complicated nature of circuit design. However, reducing debug time is a major challenge because of the limited size of the trace buffer used to observe internal signals in the circuit. This study proposes an on-chip error detection method to overcome this challenge. The on-chip process detects the error-suspect window using the pre-calculated golden data stored in the trace buffer. This allows the selective compaction and capture of the debug data in the trace buffer during the error-containing interval. As a result, reducing the number of debug sessions significantly reduces the total debug time. The experimental results on various debug cases show significant reductions in total debug time compared to previous work.
引用
收藏
页码：38 / 44
页数：7
相关论文
共 24 条
  • [1] DRAM-Based Error Detection Method to Reduce the Post-Silicon Debug Time for Multiple Identical Cores
    Oh, Hyunggoy
    Choi, Inhyuk
    Kang, Sungho
    IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (09) : 1504 - 1517
  • [2] Test Resource Reused Debug Scheme to Reduce the Post-Silicon Debug Cost
    Choi, Inhyuk
    Oh, Hyunggoy
    Lee, Young-Woo
    Kang, Sungho
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (12) : 1835 - 1839
  • [3] On-Chip Error Detection Reusing Built-In Self-Repair for Silicon Debug
    Lee, Hayoung
    Oh, Hyunggoy
    Kang, Sungho
    IEEE ACCESS, 2021, 9 : 56443 - 56456
  • [4] WiND: An Efficient Post-Silicon Debug Strategy for Network on Chip
    Rout, Sidhartha Sankar
    Deb, Sujay
    Basu, Kanad
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (11) : 2372 - 2385
  • [5] Scalable Signal Selection for Post-Silicon Debug
    Hung, Eddie
    Wilton, Steven J. E.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (06) : 1103 - 1115
  • [6] On Evaluating Signal Selection Algorithms for Post-Silicon Debug
    Hung, Eddie
    Wilton, Steven J. E.
    2011 12TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2011, : 290 - 296
  • [7] A Selective Error Data Capture Method using On-Chip DRAM for Silicon Debug of Multi-core Design
    Oh, Hyunggoy
    Kim, Heetae
    Lim, Jaeil
    Kang, Sungho
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 121 - 122
  • [8] Trace Buffer Attack: Security versus Observability Study in Post-Silicon Debug
    Huang, Yuanwen
    Chattopadhyay, Anupam
    Mishra, Prabhat
    2015 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2015, : 355 - 360
  • [9] A New Post-Silicon Debug Approach Based on Suspect Window
    Gao, Jianliang
    Han, Yinhe
    Li, Xiaowei
    2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 85 - 90
  • [10] Formal-Analysis-Based Trace Computation for Post-Silicon Debug
    Gort, Marcel
    De Paula, Flavio M.
    Kuan, Johnny J. W.
    Aamodt, Tor M.
    Hu, Alan J.
    Wilton, Steven J. E.
    Yang, Jin
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (11) : 1997 - 2010
123