Improvement of Electrical Characteristics of SiGe Source Based Tunnel FET Device

被引:15
作者
Pindoo, Irfan Ahmad [1 ]
Sinha, Sanjeet Kumar [1 ]
Chander, Sweta [1 ]
机构
[1] Lovely Profess Univ, Sch Elect & Elect Engn, Phagwara, Punjab, India
关键词
TFET; Heterojunction; Subthreshold swing; Dielectric; High-k; FIELD-EFFECT TRANSISTORS; THRESHOLD VOLTAGE; PERFORMANCE; IMPACT; SPACER; MOSFET;
D O I
10.1007/s12633-020-00674-0
中图分类号
O64 [物理化学(理论化学)、化学物理学];
学科分类号
070304 ; 081704 ;
摘要
Tunnel Field Effect Transistor (TFET) is one of the most promising alternative device for semiconductor technology and shows better performance as compared to the conventional MOS device in terms of subthreshold swing, OFF current, etc. In this paper, SiGe source-based Heterojunction Tunnel FET has been investigated to enhance the performance of the device in terms of ON current and I-ON/I(OFF)ratio. The use of spacers has also been studied for enhancing the drain current. The combination of low-k (SiO2) and a high-k (HfO2) hetero dielectric material have been studied for the use of gate dielectric material as well as at the buried oxide layer. The proposed device offers an ON current of 0.537 mA/mu m and an OFF current of 14.4 fA/mu m, with an excellent I-ON/I(OFF)ratio of 3.72 x 10(10). The average subthreshold swing of 28.57 mV/decade has also been achieved, which makes the device steeper. The ambipolar currents have been suppressed and hence the electrical characteristics of the proposed device are improved. The validity of the proposed device has been done by using TCAD simulation tool.
引用
收藏
页码:3209 / 3215
页数:7
相关论文
共 27 条
  • [1] In-Built N+ Pocket p-n-p-n Tunnel Field-Effect Transistor
    Abdi, Dawit Burusie
    Kumar, Mamidala Jagadesh
    [J]. IEEE ELECTRON DEVICE LETTERS, 2014, 35 (12) : 1170 - 1172
  • [2] Impact of high-k spacer on device performance of a junctionless transistor
    Baruah, Ratul Kumar
    Paily, Roy P.
    [J]. JOURNAL OF COMPUTATIONAL ELECTRONICS, 2013, 12 (01) : 14 - 19
  • [3] Bohr Mark, 2007, IEEE Solid-State Circuits Society Newsletter, V12, P11, DOI DOI 10.1109/N-SSC.2007.4785534
  • [4] Double-gate tunnel FET with high-κ gate dielectric
    Boucart, Kathy
    Mihai Ionescu, Adrian
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) : 1725 - 1733
  • [5] Two-dimensional analytical modeling for electrical characteristics of Ge/Si SOI-tunnel FinFETs
    Chander, S.
    Baishya, S.
    Sinha, S. K.
    Kumar, S.
    Singh, P. K.
    Baral, K.
    Tripathy, M. R.
    Singh, A. K.
    Jit, S.
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2019, 131 : 30 - 39
  • [6] Impact of a Spacer Dielectric and a Gate Overlap/Underlap on the Device Performance of a Tunnel Field-Effect Transistor
    Chattopadhyay, Avik
    Mallik, Abhijit
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (03) : 677 - 683
  • [7] Demonstration of hetero-gate-dielectric tunneling field-effect transistors (HG TFETs)
    Choi, Woo Young
    Lee, Hyun Kook
    [J]. NANO CONVERGENCE, 2016, 3
  • [8] Impact of source-pocket engineering on device performance of dielectric modulated tunnel FET
    Das, Gyan Darshan
    Mishra, Guru Prasad
    Dash, Sidhartha
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2018, 124 : 131 - 138
  • [9] Optimisation of pocket doped junctionless TFET and its application in digital inverter
    Devi, Wangkheirakpam Vandana
    Bhowmick, Brinda
    [J]. MICRO & NANO LETTERS, 2019, 14 (01) : 69 - 73
  • [10] T-Shaped III-V Heterojunction Tunneling Field-Effect Transistor
    Dubey, Prabhat Kumar
    Kaushik, Brajesh Kumar
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (08) : 3120 - 3125