Efficient Wire Routing and Wire Sizing for Weight Minimization of Automotive Systems

被引:12
作者
Lin, Chung-Wei [1 ]
Rao, Lei [2 ]
Giusto, Paolo [3 ]
D'Ambrosio, Joseph [4 ]
Sangiovanni-Vincentelli, Alberto L. [1 ]
机构
[1] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[2] Futurewei, Santa Clara, CA 95050 USA
[3] Gen Motors Co, Res & Dev, Palo Alto, CA 94306 USA
[4] Gen Motors Co, Res & Dev, Warren, MI 48092 USA
关键词
Automotive engineering; optimization; Steiner trees; weight minimization; wire routing; wire sizing;
D O I
10.1109/TCAD.2015.2448680
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
As the complexities of automotive systems increase, designing a system is a difficult task that cannot be done manually. In this paper, we focus on wire routing and wire sizing for weight minimization to deal with more and more connections between devices in automotive systems. The wire routing problem is formulated as a minimal Steiner tree problem with capacity constraints, and the location of a Steiner vertex is selected to add a splice which is used to connect more than two wires. We modify the Kou-Markowsky-Berman algorithm to efficiently construct Steiner trees and propose an integer linear programming (ILP) formulation to relocate Steiner vertices and satisfy capacity constraints. The ILP formulation is relaxed to a linear programming (LP) formulation which has the same optimal objective and can be solved more efficiently. Besides wire routing, wire sizing is also performed to satisfy resistance constraints and minimize the total wiring weight. To the best of our knowledge, this is the first work in the literature to formulate the automotive routing problem as a minimal Steiner tree problem with capacity constraints and perform wire routing and wire sizing for weight minimization. An industrial case study shows the effectiveness and efficiency of our algorithm which provides an efficient, flexible, and scalable approach for the design optimization of automotive systems.
引用
收藏
页码:1730 / 1741
页数:12
相关论文
共 17 条
[1]  
[Anonymous], 2002, B25802 ASTM
[2]  
[Anonymous], 2013, FEWER WIRES LIGHTER
[3]   AN EDGE-BASED HEURISTIC FOR STEINER ROUTING [J].
BORAH, M ;
OWENS, RM ;
IRWIN, MJ .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (12) :1563-1568
[4]   FLUTE: Fast lookup table based rectilinear Steiner minimal tree algorithm for VLSI design [J].
Chu, Chris ;
Wong, Yiu-Chung .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (01) :70-83
[5]  
Conru A. B., 1994, Proceedings of the First IEEE Conference on Evolutionary Computation. IEEE World Congress on Computational Intelligence (Cat. No.94TH0650-2), P200, DOI 10.1109/ICEC.1994.350016
[6]   COMPLEXITY OF COMPUTING STEINER MINIMAL TREES [J].
GAREY, MR ;
GRAHAM, RL ;
JOHNSON, DS .
SIAM JOURNAL ON APPLIED MATHEMATICS, 1977, 32 (04) :835-859
[7]  
Hwang F., 1992, ANN DISCRETE MATH
[8]  
Kahng AB, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P827, DOI 10.1109/ASPDAC.2003.1195132
[9]  
Koch T, 1998, NETWORKS, V32, P207, DOI 10.1002/(SICI)1097-0037(199810)32:3<207::AID-NET5>3.0.CO
[10]  
2-O