A Lightweight LFSR-Based Strong Physical Unclonable Function Design on FPGA

被引:18
作者
Hou, Shen [1 ,2 ]
Guo, Yang [1 ]
Li, Shaoqing [1 ]
机构
[1] Natl Univ Def Technol, Sch Comp, Changsha 410073, Hunan, Peoples R China
[2] Informat Engn Univ, Dept Basic Courses, Luoyang 471003, Peoples R China
来源
IEEE ACCESS | 2019年 / 7卷
基金
中国国家自然科学基金;
关键词
Hardware security; physical unclonable functions (PUFs); linear feedback shift register; FPGA; lightweight;
D O I
10.1109/ACCESS.2019.2917259
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Physical unclonable function (PUF), a reliable physical security primitive, can be implemented in FPGAs and ASICs. Strong PUF is an important PUF classification that provides a large "Challenge-Response" pairs (CRP) space for device authentication. However, most of the traditional strong PUF designs represented by the arbiter PUF are difficult to implement on FPGA. We propose a new lightweight strong PUF design that can dynamically reconfigure while maintaining high entropy and large CRP space. We implement the PUF on a 28-nm FPGA. The experimental results show that the uniformity of the PUF is 49.8%, the uniqueness is 49.9%, which is close to the ideal value, and the hardware overhead is very small. This design is easy to implement and suitable for device authentication on FPGA.
引用
收藏
页码:64778 / 64787
页数:10
相关论文
共 50 条
  • [21] FPGA IP Obfuscation Using Ring Oscillator Physical Unclonable Function
    Hazari, Noor Ahmad
    Alsulami, Faris
    Niamat, Mohammed
    NAECON 2018 - IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE, 2018, : 105 - 108
  • [22] LDCPUF: A Novel FPGA-based Physical Unclonable Function with Ultra-low Hardware Cost
    Luo Zufeng
    Yuan Guoshun
    IEICE ELECTRONICS EXPRESS, 2022, 19 (16)
  • [23] Design and characterisation of a Physically Unclonable Function on FPGA using second-order compensated measurement
    Fernandez-Aragon, J.
    Diez-Senorans, G.
    Garcia-Bosque, M.
    Celma, S.
    PROCEEDINGS OF THE 2022 IFIP/IEEE 30TH INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2022,
  • [24] Hardware/software co-design of physical unclonable function based authentications on FPGAs
    Aysu, Aydin
    Schaumont, Patrick
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (07) : 589 - 597
  • [25] A Strong Physical Unclonable Function With Virgin State Embedded Phase Change Memory
    Cattaneo, L.
    Ielmini, D.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (10) : 6032 - 6039
  • [26] The Design of Lightweight and Multi Parallel CNN Accelerator Based on FPGA
    Li Zong-ling
    Wang Lu-yuan
    Yu Ji-yang
    Cheng Bo-wen
    Hao Liang
    PROCEEDINGS OF 2019 IEEE 8TH JOINT INTERNATIONAL INFORMATION TECHNOLOGY AND ARTIFICIAL INTELLIGENCE CONFERENCE (ITAIC 2019), 2019, : 1521 - 1528
  • [27] A physical unclonable function based on a 2-transistor subthreshold voltage divider
    De Rose, Raffaele
    Crupi, Felice
    Lanuzza, Marco
    Albano, Domenico
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2017, 45 (02) : 260 - 273
  • [28] A Novel FPGA-based LFSR PUF Design for IoT and Smart Applications
    Amsaad, Fathi
    Sherif, Ahmed
    Dawoud, Amer
    Niamat, Mohammed
    Kose, Selck
    NAECON 2018 - IEEE NATIONAL AEROSPACE AND ELECTRONICS CONFERENCE, 2018, : 99 - 104
  • [29] A Novel Thyristor-Based Silicon Physical Unclonable Function
    Bai, Chuang
    Zou, Xuecheng
    Dai, Kui
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 290 - 300
  • [30] Duty-Cycle-Based Controlled Physical Unclonable Function
    Azhar, Mahmood J.
    Amsaad, Fathi
    Kose, Selcuk
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (09) : 1647 - 1658