A Lightweight LFSR-Based Strong Physical Unclonable Function Design on FPGA

被引:20
作者
Hou, Shen [1 ,2 ]
Guo, Yang [1 ]
Li, Shaoqing [1 ]
机构
[1] Natl Univ Def Technol, Sch Comp, Changsha 410073, Hunan, Peoples R China
[2] Informat Engn Univ, Dept Basic Courses, Luoyang 471003, Peoples R China
来源
IEEE ACCESS | 2019年 / 7卷
基金
中国国家自然科学基金;
关键词
Hardware security; physical unclonable functions (PUFs); linear feedback shift register; FPGA; lightweight;
D O I
10.1109/ACCESS.2019.2917259
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Physical unclonable function (PUF), a reliable physical security primitive, can be implemented in FPGAs and ASICs. Strong PUF is an important PUF classification that provides a large "Challenge-Response" pairs (CRP) space for device authentication. However, most of the traditional strong PUF designs represented by the arbiter PUF are difficult to implement on FPGA. We propose a new lightweight strong PUF design that can dynamically reconfigure while maintaining high entropy and large CRP space. We implement the PUF on a 28-nm FPGA. The experimental results show that the uniformity of the PUF is 49.8%, the uniqueness is 49.9%, which is close to the ideal value, and the hardware overhead is very small. This design is easy to implement and suitable for device authentication on FPGA.
引用
收藏
页码:64778 / 64787
页数:10
相关论文
共 50 条
[11]   A Probability-Based Strong Physical Unclonable Function With Strong Machine Learning Immunity [J].
Tu, Zezhong ;
Xue, Yongkang ;
Ren, Pengpeng ;
Hao, Feng ;
Wang, Runsheng ;
Li, Meng ;
Zhang, Jianfu ;
Ji, Zhigang ;
Huang, Ru .
IEEE ELECTRON DEVICE LETTERS, 2022, 43 (01) :138-141
[12]   FPGA-based Physical Unclonable Functions: A comprehensive overview of theory and architectures [J].
Anandakumar, N. Nalla ;
Hashmi, Mohammad S. ;
Tehranipoor, Mark .
INTEGRATION-THE VLSI JOURNAL, 2021, 81 :175-194
[13]   Protecting against modeling attacks: design and analysis of lightweight dynamic physical unclonable function [J].
Dofe, Jaya ;
Rajput, Shailesh .
CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2025, 28 (01)
[14]   FPGA Based Arbiter Physical Unclonable Function Implementation with Reduced Hardware Overhead [J].
Ivaniuk, Alexander A. ;
Zalivaka, Siarhei S. .
PATTERN RECOGNITION AND INFORMATION PROCESSING, PRIP 2019, 2019, 1055 :216-227
[15]   A lightweight and secure-enhanced Strong PUF design on FPGA [J].
Hou, Shen ;
Guo, Yang ;
Li, Shaoqing ;
Deng, Ding ;
Lei, Yan .
IEICE ELECTRONICS EXPRESS, 2019, 16 (24)
[16]   A design of lightweight true random number generator based on Galois LFSR with dynamic feedback path [J].
Miao, Zihao ;
Liang, Huaguo ;
Li, Xin ;
Lu, Yingchun ;
Yao, Liang .
MICROELECTRONICS JOURNAL, 2025, 159
[17]   Microprocessor Based Physical Unclonable Function [J].
Kumar, Sudeendra K. ;
Sahoo, Sauvagya ;
Mahapatra, Abhishek ;
Swain, Ayas Kanta ;
Mahapatra, K. K. .
2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, :246-251
[18]   A Novel Secure Scan Design Based on Delayed Physical Unclonable Function [J].
Wang, Weizheng ;
Gong, Xingxing ;
Wang, Xiangqi ;
Kim, Gwang-jun ;
Alqahtani, Fayez ;
Tolba, Amr .
CMC-COMPUTERS MATERIALS & CONTINUA, 2023, 74 (03) :6605-6622
[19]   MULTI-GRANULARITY RECONFIGURATION BASED PHYSICAL UNCLONABLE FUNCTION DESIGN [J].
Mu, Jianan ;
Ye, Jing ;
Li, Xiaowei ;
Li, Huawei ;
Hu, Yu .
2020 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2020 (CSTIC 2020), 2020,
[20]   X-Point PUF: Exploiting Sneak Paths for a Strong Physical Unclonable Function Design [J].
Liu, Rui ;
Chen, Pai-Yu ;
Peng, Xiaochen ;
Yu, Shimeng .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2018, 65 (10) :3459-3468