Radeon RX 5700 Series: The AMD 7nm Energy-Efficient High-Performance GPUs

被引：0
|
作者：
Dasgupta, Sal [1 ]
Singh, Teja [2 ]
Jain, Ashish [2 ]
Naffziger, Samuel [3 ]
John, Deepesh [2 ]
Bisht, Chetan [4 ]
Jayaraman, Pradeep [1 ]
机构：
[1] AMD, Santa Clara, CA 95054 USA
[2] AMD, Austin, TX USA
[3] AMD, Ft Collins, CO USA
[4] AMD, Orlando, FL USA
来源：
2020 IEEE INTERNATIONAL SOLID- STATE CIRCUITS CONFERENCE (ISSCC) | 2020年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：150 / +
页数：3
相关论文
共 50 条
  • [21] Design techniques for high-performance, energy-efficient control logic
    Ko, U
    Hill, A
    Balsara, PT
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 97 - 100
  • [22] VeSense: High-performance and energy-efficient vehicular sensing platform
    Ahnn, Jong Hoon
    Potkonjak, Miodrag
    PERVASIVE AND MOBILE COMPUTING, 2014, 12 : 112 - 122
  • [23] A High-Performance and Energy-Efficient Ternary Multiplier Using CNTFETs
    Erfan Abbasian
    Sobhan Sofimowloodi
    Arabian Journal for Science and Engineering, 2023, 48 : 14365 - 14379
  • [24] Energy-Efficient Encoding for High-Performance Buses with Staggered Repeaters
    Jayaprakash, Sharath
    Mahapatra, Nihar R.
    2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 252 - 257
  • [25] Graphicionado: A High-Performance and Energy-Efficient Accelerator for Graph Analytics
    Ham, Tae Jun
    Wu, Lisa
    Sundaram, Narayanan
    Satish, Nadathur
    Martonosi, Margaret
    2016 49TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2016,
  • [26] Kickstarting High-performance Energy-efficient Manycore Architectures with Epiphany
    Olofsson, Andreas
    Nordstrom, Tomas
    Ul-Abdin, Zain
    CONFERENCE RECORD OF THE 2014 FORTY-EIGHTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2014, : 1719 - 1726
  • [27] A High-Performance, Energy-Efficient Modular DMA Engine Architecture
    Benz, Thomas
    Rogenmoser, Michael
    Scheffler, Paul
    Riedel, Samuel
    Ottaviano, Alessandro
    Kurth, Andreas
    Hoefler, Torsten
    Benini, Luca
    IEEE TRANSACTIONS ON COMPUTERS, 2024, 73 (01) : 263 - 277
  • [28] High-performance and energy-efficient heterogeneous subword parallel instructions
    Kim, J
    Wills, DS
    SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 75 - 80
  • [29] Energy-Efficient Design Methodologies: High-Performance VLSI Adders
    Zeydel, Bart R.
    Baran, Dursun
    Oklobdzija, Vojin G.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (06) : 1220 - 1233
  • [30] Area efficient & High Performance Word line Segmented architecture in 7nm FinFET SRAM compilers
    Kumar, Vinay
    Kapoor, Neeraj
    Kumar, Sudhir
    Juneja, Monila
    Khanuja, Amit
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 437 - 442
12345