Effect of temperature on analog performance of Mg2Si source heterojunction double gate tunnel field effect transistor

被引:3
作者
Dassi, Minaxi [1 ]
Madan, Jaya [2 ]
Pandey, Rahul [2 ]
Sharma, Rajnish [2 ]
机构
[1] Chitkara Univ, Sch Engn & Technol, Haryana, Himachal Prades, India
[2] Chitkara Univ, Inst Engn & Technol, VLSI Ctr Excellence, Rajpura, Punjab, India
关键词
Band to band tunneling; DG-TFET; Source material engineering (SME); Staggered type heterojunction; Magnesium silicide; Temperature affectability; FET; SUBTHRESHOLD; RELIABILITY; DEPENDENCE; GROWTH; GAP;
D O I
10.1016/j.matpr.2020.04.834
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Tunnel field effect transistor (TFET) has been recognized as a better candidate to replace Metal Oxide Semiconductor Field Effect Transistor (MOSFET) owing to its competence to achieve subthreshold swing (SS) less than 60 mV/decade and to reduce short channel effects (SCEs). However, certain limitations (low ON current and ambipolar conduction) need to be overcome so as to enhance the performance of TFET. In this paper, source material engineering (SME) is investigated to enhance ION, by replacing the material of the source region of conventional silicon double gate (DG) TFET by a low bandgap material Magnesium Silicide (Mg2Si). It is observed from simulation results that with Mg2Si as a source presented superior performance with reference to I-ON, V-th, SS, and I-ON/I-OFF ratio as compared to the conventional Si DG-TFET. Further, reliability issues related to the temperature affectability for the electrical/analog performance of the proposed device is investigated for ambient temperature range (200 K to 400 K). The study done for temperature affectability reveals that, Shockley-Read-Hall recombination dominates in the subthreshold region and band to band tunneling (BTBT) mechanism is dominant in superthreshold region. Furthermore, as temperature is elevated from 200 K to 400 K, I-OFF shows significant degradation by an order of 10(6). Also, it is evident that with increase in temperature threshold voltage (V-th) decreases and transconductance (g(m)) increases. This study will be helpful in achieving the better performance for Mg2Si source DG-TFET implemented in analog applications. (C) 2020 Elsevier Ltd. All rights reserved. Selection and peer-review under responsibility of the scientific committee of the International Conference on Aspects of Materials Science and Engineering.
引用
收藏
页码:1520 / 1524
页数:5
相关论文
共 50 条
  • [41] Dual metal-double gate tunnel field effect transistor with mono/hetero dielectric gate material
    Jain, Prateek
    Prabhat, Vishwa
    Ghosh, Bahniman
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (02) : 537 - 542
  • [42] A Comparative Study of GaP/SiGe Hetero Junction Double Gate Tunnel Field Effect Transistor
    Yadav, Dharmendra Singh
    Sharma, Dheeraj
    Tirkey, Sukeshni
    Soni, Deepak
    Sharma, Deepak G.
    Bajpai, Shriya
    Sharma, Neeraj
    2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 195 - 199
  • [43] A Novel Approach of PNPN Dual Metal Double Gate Tunnel Field Effect Transistor for Improving DC Characteristics
    Baronia, Sagar
    Nigam, Kaushal
    Sharma, Dheeraj
    Raad, Bhagwan Ram
    Kondekar, Pravin
    PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2016, : 44 - 47
  • [44] Compact Potential Model for Si1-xGex/Si Heterojunction Double-Gate Tunnel Field-Effect Transistors (TFETs)
    Kim, Sangwan
    Choi, Woo Young
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2018, 18 (09) : 5953 - 5958
  • [45] Metal Drain Double-Gate Tunnel Field Effect Transistor with Underlap: Design and Simulation
    Anam Khan
    Sajad A. Loan
    Silicon, 2021, 13 : 1421 - 1431
  • [46] Double-gate tunnel field-effect transistor with inner doping and spacer regions
    Kim, Hyun Woo
    Kwon, Daewoong
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (12)
  • [47] Tunnel field-effect transistor with asymmetric gate dielectric and body thickness
    Kwon, Dae Woong
    Park, Byung-Gook
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2017, 56 (04)
  • [48] Performance and Analysis of Stack Junctionless Tunnel Field Effect Transistor
    Nigam, Kaushal
    Kondekar, P. N.
    Chandan, Bandi Venkata
    Kumar, Satyendra
    Tikkiwal, Vinay Anand
    Dharmender
    Singh, Km. Sucheta
    Bhardwaj, Eshaan
    Choubey, Shubham
    Chaturvedi, Savitesh
    SILICON, 2022, 14 (04) : 1549 - 1558
  • [49] An Improved Si Tunnel Field Effect Transistor With a Buried Strained Si1-xGex Source
    Zhao, Q. T.
    Hartmann, J. M.
    Mantl, S.
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (11) : 1480 - 1482
  • [50] Sub-10-nm Tunnel Field-Effect Transistor With Graded Si/Ge Heterojunction
    Shih, Chun-Hsing
    Nguyen Dang Chien
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (11) : 1498 - 1500