Effect of temperature on analog performance of Mg2Si source heterojunction double gate tunnel field effect transistor

被引:3
|
作者
Dassi, Minaxi [1 ]
Madan, Jaya [2 ]
Pandey, Rahul [2 ]
Sharma, Rajnish [2 ]
机构
[1] Chitkara Univ, Sch Engn & Technol, Haryana, Himachal Prades, India
[2] Chitkara Univ, Inst Engn & Technol, VLSI Ctr Excellence, Rajpura, Punjab, India
关键词
Band to band tunneling; DG-TFET; Source material engineering (SME); Staggered type heterojunction; Magnesium silicide; Temperature affectability; FET; SUBTHRESHOLD; RELIABILITY; DEPENDENCE; GROWTH; GAP;
D O I
10.1016/j.matpr.2020.04.834
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Tunnel field effect transistor (TFET) has been recognized as a better candidate to replace Metal Oxide Semiconductor Field Effect Transistor (MOSFET) owing to its competence to achieve subthreshold swing (SS) less than 60 mV/decade and to reduce short channel effects (SCEs). However, certain limitations (low ON current and ambipolar conduction) need to be overcome so as to enhance the performance of TFET. In this paper, source material engineering (SME) is investigated to enhance ION, by replacing the material of the source region of conventional silicon double gate (DG) TFET by a low bandgap material Magnesium Silicide (Mg2Si). It is observed from simulation results that with Mg2Si as a source presented superior performance with reference to I-ON, V-th, SS, and I-ON/I-OFF ratio as compared to the conventional Si DG-TFET. Further, reliability issues related to the temperature affectability for the electrical/analog performance of the proposed device is investigated for ambient temperature range (200 K to 400 K). The study done for temperature affectability reveals that, Shockley-Read-Hall recombination dominates in the subthreshold region and band to band tunneling (BTBT) mechanism is dominant in superthreshold region. Furthermore, as temperature is elevated from 200 K to 400 K, I-OFF shows significant degradation by an order of 10(6). Also, it is evident that with increase in temperature threshold voltage (V-th) decreases and transconductance (g(m)) increases. This study will be helpful in achieving the better performance for Mg2Si source DG-TFET implemented in analog applications. (C) 2020 Elsevier Ltd. All rights reserved. Selection and peer-review under responsibility of the scientific committee of the International Conference on Aspects of Materials Science and Engineering.
引用
收藏
页码:1520 / 1524
页数:5
相关论文
共 50 条
  • [31] Double-gate line-tunneling field-effect transistor devices for superior analog performance
    Simhadri, Hariprasad
    Dan, Surya Shankar
    Yadav, Ramakant
    Mishra, Ashutosh
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (07) : 2094 - 2111
  • [32] Double-gate tunnel field-effect transistor: Gate threshold voltage modeling and extraction
    Li Yu-chen
    Zhang He-ming
    Hu Hui-yong
    Zhang Yu-ming
    Wang Bin
    Zhou Chun-yu
    JOURNAL OF CENTRAL SOUTH UNIVERSITY, 2014, 21 (02) : 587 - 592
  • [33] Dual Workfunction Hetero Gate Dielectric Tunnel Field-Effect Transistor Performance Analysis
    Yadav, Dharmendra Singh
    Sharma, Dheeraj
    Raad, Bhagwan Ram
    Bajaj, Varun
    PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2016, : 26 - 29
  • [34] A High-Performance Source-Pocket Tunnel Field-Effect Transistor
    Xu, Gaobo
    Yin, Huaxiang
    Xu, Qiuxia
    Tao, Guilong
    Wu, Zhenhua
    Bo, Jianhui
    Bi, Jinshun
    Li, Yongliang
    Zhou, Huajie
    Shang, Haiping
    Liu, Jinbiao
    Li, Junjie
    Xiong, Wenjuan
    Li, Junfeng
    Zhu, Huilong
    Zhao, Chao
    Wang, Wenwu
    2019 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2019,
  • [35] Design and Analog/RF Performance Analysis of a Novel Symmetric Raised-Channel SiGe Heterojunction Tunnel Field-Effect Transistor (TFET)
    Guha, Sourav
    Pachal, Prithviraj
    SILICON, 2022, 14 (07) : 3357 - 3369
  • [36] A Study on the Performance of Gate-All-Around Heterojunction Tunnel Field-Effect Transistors Based on Polarization Effect
    Guan, Yunhe
    Dou, Zhen
    Lu, Jiachen
    Sun, Weihan
    Wang, Shaoqing
    Liu, Xiangtai
    Chen, Haifeng
    ACS APPLIED ELECTRONIC MATERIALS, 2024, 6 (06) : 4635 - 4642
  • [37] Study of Inner-Gate Engineering Effect on Analog/Radio Frequency Performance of Conventional Si-Nanotube Field Effect Transistor
    Tayal, Shubham
    Gupta, Shikhar
    Nandi, Ashutosh
    Gupta, Ankaj
    Jadav, Sunil
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (07) : 953 - 957
  • [38] Effect of Drain Doping Profile on Double-Gate Tunnel Field-Effect Transistor and its Influence on Device RF Performance
    Vijayvargiya, Vikas
    Vishvakarma, Santosh Kumar
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (05) : 974 - 981
  • [39] Analog performance of Si junctionless tunnel field effect transistor and its improvisation using III-V semiconductor
    Goswami, Yogesh
    Ghosh, Bahniman
    Asthana, Pranav Kumar
    RSC ADVANCES, 2014, 4 (21): : 10761 - 10765
  • [40] Investigation of Noise Characteristics in Gate-Source Overlap Tunnel Field-Effect Transistor
    Sinha, Sanjeet Kumar
    Chander, Sweta
    Chaudhary, Rekha
    SILICON, 2022, 14 (16) : 10661 - 10668