Sintered nanosilver paste for high-temperature power semiconductor device attachment

被引:36
作者
Calata, Jesus N. [1 ]
Lei, Thomas G. [1 ]
Lu, Guo-Quan [1 ,2 ]
机构
[1] Virginia Polytech Inst & State Univ, Ctr Power Elect Syst, Dept Mat Sci & Engn, Virginia Tech, Blacksburg, VA 24061 USA
[2] Virginia Polytech Inst & State Univ, Ctr Power Elect Syst, Dept Elect & Comp Engn, Virginia Tech, Blacksburg, VA 24061 USA
基金
美国国家科学基金会;
关键词
power electronics modules; packaging; nanoscale silver paste; low-temperature sintering; sintered joint; lead-free material; high-temperature die-attach; silicon carbide die-attach; PRESSURE; SILVER; GOLD;
D O I
10.1504/IJMPT.2009.022406
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Sintered nanosilver is a lead-free die-attach material that could substitute for solder alloys and conductive epoxies for packaging power semiconductor devices, especially for high-temperature applications. While the maximum use temperature of a solder is limited by its melting point, the sintered silver joint can be used above the processing temperature, thus enabling high-performance power devices based on SiC technology to operate at high temperature. It can be fired at temperatures below 300 degrees C without requiring applied pressure to form a dense interconnection with thermal and electrical conductivities superior to those of common high-temperature solder alloys. Die-shear strengths between 25 and 35 MPa can be obtained which compares favourably to the shear strength of solder. Unlike solder, which tends to form large voids during reflow, the sintered silver has a low elastic modulus and a microstructure containing only randomly distributed micrometer-scale pores that eliminates hot spots in the joint.
引用
收藏
页码:95 / 110
页数:16
相关论文
共 28 条
[1]  
Aktiengesellschaft S., 1989, U.S. Patent, Patent No. 4810672
[2]  
BAI JG, 2005, THESIS STATE U BLACK
[3]  
Bindra A, 1999, ELECTRON DES, V47, P43
[4]  
BOWERS JS, 1997, 12 ANN APPL POW EL C, V1, P413
[5]   Status of silicon carbide (SiC) as a wide-bandgap semiconductor for high-temperature applications: A review [J].
Casady, JB ;
Johnson, RW .
SOLID-STATE ELECTRONICS, 1996, 39 (10) :1409-1422
[6]   CONSTRAINED-FILM SINTERING OF A GOLD CIRCUIT PASTE [J].
CHOE, JW ;
CALATA, JN ;
LU, GQ .
JOURNAL OF MATERIALS RESEARCH, 1995, 10 (04) :986-994
[8]  
COBLE RL, 1967, SINTERING RELATED PH
[9]  
ERSKINE JC, 1994, T 2 INT HIGH TEMP EL, V1, P9
[10]  
FERREIRA J, 1997, 1997 APEC 97 C P 199, V1, P419