Double-Circuit Transmission-Line Fault Location Utilizing Synchronized Current Phasors

被引:35
|
作者
Kang, Ning [1 ]
Liao, Yuan [2 ]
机构
[1] ABB Corp Res Ctr, Raleigh, NC 27606 USA
[2] Univ Kentucky, Dept Elect & Comp Engn, Lexington, KY 40506 USA
关键词
Distributed parameter line model; double-circuit transmission Line; fault location; phasor measurement unit (PMU); synchronized current phasors; ALGORITHM; PROTECTION; VOLTAGE; SCHEME; SYSTEM;
D O I
10.1109/TPWRD.2013.2246587
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Fault location is considered as one of the essential techniques enabling a smart grid. This paper presents a novel fault location approach for double-circuit transmission lines. Various existing algorithms usually require measurements recorded from one or two terminals of the faulted line. However, when such measurements are not available, these methods are not applicable. To fill this gap, this paper proposes a fault location method by harnessing current measurements from one or more branches, which may not be necessarily taken from the faulted section. The currents from multiple branches are synchronized and can be obtained from phasor measurement units installed in the system. The bus impedance matrix technique is exploited to develop the new method. The shunt capacitance of the line is fully considered by utilizing the distributed parameter line model. The network data are assumed to be available. When multiple synchronized current measurements are available, an optimal estimator capable of identifying possible bad measurement data and, thus, further enhancing the fault location is also proposed. Quite accurate results have been achieved based on simulation studies.
引用
收藏
页码:1040 / 1047
页数:8
相关论文
共 50 条
  • [31] Single-Ended Fault Location Method Based on Wavelet Theory: Application to a Double-Circuit Transmission Line
    Xie, F.
    Haddad, A.
    Griffiths, H.
    2013 48TH INTERNATIONAL UNIVERSITIES' POWER ENGINEERING CONFERENCE (UPEC), 2013,
  • [32] Fault location estimation for series-compensated double-circuit transmission line using EWT and weighted RVFLN
    Sahani, Mrutyunjaya
    Dash, P. K.
    ENGINEERING APPLICATIONS OF ARTIFICIAL INTELLIGENCE, 2020, 88
  • [33] Impedance-Based Fault Location Algorithm for Double-Circuit Transmission Lines Using Single-End Data
    Nemati, Mojtaba
    Bigdeli, Mehdi
    Ghorbani, Amir
    JOURNAL OF CONTROL AUTOMATION AND ELECTRICAL SYSTEMS, 2020, 31 (05) : 1267 - 1277
  • [34] Location of double-circuit grounded cross-country faults in GUPFC-compensated transmission lines based on current and voltage phasors analysis
    Abasi, Mahyar
    Saffarian, Alireza
    Joorabian, Mahmood
    Seifossadat, Seyed Ghodratollah
    ELECTRIC POWER SYSTEMS RESEARCH, 2021, 195
  • [35] Digital fault location for parallel double-circuit multi-terminal transmission lines
    Funabashi, T
    Otoguro, H
    Mizuma, Y
    Dube, L
    Ametani, A
    IEEE TRANSACTIONS ON POWER DELIVERY, 2000, 15 (02) : 531 - 537
  • [36] Transmission-Line Fault Analysis Using Synchronized Sampling
    Dutta, Papiya
    Esmaeilian, Ahad
    Kezunovic, Mladen
    IEEE TRANSACTIONS ON POWER DELIVERY, 2014, 29 (02) : 942 - 950
  • [37] A Novel Fault Location Algorithmfor Double-Circuit Transmission Lines based on Distributed Parameter
    商立群
    施围
    电工电能新技术 , 2006, (01) : 13 - 16+20
  • [38] Negative-Sequence Network Based Fault Location Scheme for Double-Circuit Multi-Terminal Transmission Lines
    Ghorbani, Amir
    Mehrjerdi, Hasan
    IEEE TRANSACTIONS ON POWER DELIVERY, 2019, 34 (03) : 1109 - 1117
  • [39] Fault Location Prediction on Double-circuit Transmission Lines Based on the Hierarchical Temporal Memory
    Idoniboyeobu, Dikio C.
    Wokoma, Biobele A.
    Osegi, Emmanuel N.
    2017 IEEE 3RD INTERNATIONAL CONFERENCE ON ELECTRO-TECHNOLOGY FOR NATIONAL DEVELOPMENT (NIGERCON), 2017, : 1100 - 1105
  • [40] New method of fault location on double-circuit two-terminal transmission lines
    Mazon, AJ
    Minambres, JF
    Zorrozua, MA
    Zamora, I
    AlvarezIsasi, R
    ELECTRIC POWER SYSTEMS RESEARCH, 1995, 35 (03) : 213 - 219