Task mapping and scheduling for network-on-chip based multi-core platform with transient faults

被引:27
作者
Chatterjee, Navonil [1 ]
Paul, Suraj [1 ]
Chattopadhyay, Santanu [1 ]
机构
[1] Indian Inst Technol, Dept Elect & Elect Commun Engn, Kharagpur 721302, WB, India
关键词
Network-on-Chip; Dynamic mapping and scheduling; Energy; Deadline; Fault tolerance; DESIGN; MANAGEMENT; POWER;
D O I
10.1016/j.sysarc.2018.01.002
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Technology scaling has enabled the integration of large number of transistors into a single chip, leading to performance enhancement via incorporation of Processing Elements (PEs), Intellectual Property (IP) cores and Memory Units together on the same platform. On the downside, it has led on-chip components to be more susceptible to faults, both permanent and transient. Permanent faults are predictable in nature and can be dealt with at the time of manufacturing or in field using spares/redundancy. Transient faults also adversely affect the application performance but are unpredictable in nature. Handling transient faults is a challenging task, especially in a real-time system where different applications are executed with various timing constraints. Although significant amount of work has been reported in literature for transient fault management, it lacks addressing the temporal constraint satisfaction of the tasks while restricting the energy expenditure of the system. Existing fault tolerant policies do task replication to ensure higher percentage of deadline satisfaction but at the cost of higher energy consumption. Checkpointing approach can make energy consumption low, however, the number of tasks satisfying their timing constraint also becomes low. Thus a fault tolerant policy which could jointly address the timing and energy constraint in a real time system is desirable. This work proposes an algorithm to intelligently perform a fault-tolerant resource allocation in real-time dynamic scenarios where tasks of applications are not known apriori. The slack times of the incoming tasks have been exploited in the application mapping/scheduling phase of the algorithm, to assign a fault tolerant policy to the corresponding task for mitigating the effect of transient faults. This helps to improve the deadline satisfaction of the task and also reduce the energy consumption. While comparing with existing works, the proposed algorithm achieves 19.8%, 43.5% and 85.8% improvement in deadline satisfaction compared to MXR [1], CPR [2] and TR [3], respectively. On an average, the energy consumption is reduced by 29.1% and 6.7%, compared to AR [4] and MXR [1].
引用
收藏
页码:34 / 56
页数:23
相关论文
共 45 条
  • [1] [Anonymous], 2003, DES VIS US GUID VER
  • [2] Axer P., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P149
  • [3] Benini L., 2002, SURVEY DESIGN TECHNI
  • [4] Bolchini C, 2012, DES AUT TEST EUROPE, P1429
  • [5] Reliability-Driven System-Level Synthesis for Mixed-Critical Embedded Systems
    Bolchini, Cristiana
    Miele, Antonio
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (12) : 2489 - 2502
  • [6] Self-Adaptive Fault Tolerance in Multi-/Many-Core Systems
    Bolchini, Cristiana
    Carminati, Matteo
    Miele, Antonio
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (02): : 159 - 175
  • [7] Cycle-Accurate Network on Chip Simulation with Noxim
    Catania, Vincenzo
    Mineo, Andrea
    Monteleone, Salvatore
    Palesi, Maurizio
    Patti, Davide
    [J]. ACM TRANSACTIONS ON MODELING AND COMPUTER SIMULATION, 2016, 27 (01):
  • [8] Fault-Tolerant Dynamic Task Mapping and Scheduling for Network-on-Chip-Based Multicore Platform
    Chatterjee, Navonil
    Paul, Suraj
    Chattopadhyay, Santanu
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2017, 16 (04)
  • [9] Deadline and energy aware dynamic task mapping and scheduling for Network-on-Chip based multi-core platform
    Chatterjee, Navonil
    Paul, Suraj
    Mukherjee, Priyajit
    Chattopadhyay, Santanu
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2017, 74 : 61 - 77
  • [10] Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245