"FlexTrate™" - Scaled Heterogeneous Integration on Flexible Biocompatible Substrates using FOWLP

被引:19
作者
Fukushima, Takafumi [1 ,2 ]
Alam, Arsalan [1 ]
Wan, Zhe [1 ]
Jangam, Siva C. [1 ]
Pal, Saptadeep [1 ]
Ezhilarasu, Goutham [1 ]
Bajwa, Adeel [1 ]
Iyer, Subramanian S. [1 ]
机构
[1] UCLA, CHIPS, EE Dept, Los Angeles, CA 90024 USA
[2] Tohoku Univ, Dept Mech Syst Engn, Sendai, Miyagi, Japan
来源
2017 IEEE 67TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2017) | 2017年
关键词
Flexible device integration; Biocompatible; FOWLP; Bendable interconnect; Metallization of PDMS;
D O I
10.1109/ECTC.2017.226
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed a novel fan-out wafer level packaging (FOWLP) technology for high-performance and scalable flexible and biocompatible substrates that we call FlexTrate (TM). We demonstrate the technology with the assembly of 1-mm-sqaure 625 (25 by 25) Si dielets on a biocompatible Polydimethylsiloxane (PDMS). By using the new FOWLP technology, die-die interconnects with a pitch of 10 mu m or less were implemented on the array of the Si dielets embedded in the PDMS.
引用
收藏
页码:649 / 654
页数:6
相关论文
共 5 条
[1]  
Fukushima T., 2014, HDB 3D INTEGRATION, V3, P325
[2]   Heterogeneous Integration for Performance and Scaling [J].
Iyer, Subramanian S. .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (07) :975-984
[3]   Flexible electronics and displays: High-resolution, roll-to-roll, projection lithography and photoablation processing technologies for high-throughput production [J].
Jain, K ;
Klosner, M ;
Zemel, M ;
Raghunandan, S .
PROCEEDINGS OF THE IEEE, 2005, 93 (08) :1500-1510
[4]   Degradation of Memory Retention Characteristics in DRAM Chip by Si Thinning for 3-D Integration [J].
Lee, Kangwook ;
Tanikawa, Seiya ;
Murugesan, Mariappine ;
Naganuma, Hideki ;
Shimamoto, Haro ;
Fukushima, Takafumi ;
Tanaka, Tetsu ;
Koyanagi, Mitsumasa .
IEEE ELECTRON DEVICE LETTERS, 2013, 34 (08) :1038-1040
[5]  
Tseng C.- F., P 2016 IEEE 66 EL CO, P1