Suppression of boron penetration through thin gate oxides by nitrogen implantation into the gate electrode

被引:3
|
作者
Herden, M
Bauer, AJ
Beichele, M
Ryssel, H
机构
[1] Fraunhofer Inst Integrated Circuits Device Techno, D-91058 Erlangen, Germany
[2] Univ Erlangen Nurnberg, Chair Electron Devices, D-91058 Erlangen, Germany
关键词
nitrogen implantation; boron penetration; reliability; dielectric breakdown; TDDB;
D O I
10.1016/S0038-1101(00)00270-7
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
PMOS devices with different amounts of nitrogen incorporated into the gate electrode by implantation were manufactured, Nitrogen implantation into the gate electrode of PMOS devices was applied before BF, implantation and annealing by rapid thermal annealing for doping the gate electrode. The thickness of the gate oxides grown at low pressure in dry oxygen by rapid thermal oxidation were 4.1 down to 2.8 nm. The influence of the nitrogen implant on the penetration of boron ions through the ultra-thin gate oxides into the channel region was investigated by electrical and SIMS measurements. Boron was effectively prevented from diffusion by high nitrogen concentrations at the polysilicon/gate oxide interface Without degrading the reliability. In return, increased sheet resistivities and gate depletion have to be taken into account when high nitrogen concentrations are incorporated within the polysilicon gate electrode. (C) 2001 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:1251 / 1256
页数:6
相关论文
共 46 条
  • [1] Suppression of boron penetration in P+-poly-Si gate metal-oxide-semiconductor transistor using nitrogen implantation
    Chao, TS
    Chien, CH
    Hao, CP
    Liaw, MC
    Chu, CH
    Chang, CY
    Lei, TF
    Sun, WT
    Hsu, CH
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1364 - 1367
  • [2] A study of nitrogen peak location in gate oxides grown on nitrogen implanted substrates and its impact on boron penetration
    Mirabedini, MR
    Kamath, A
    Yeh, WC
    IEEE ELECTRON DEVICE LETTERS, 2003, 24 (05) : 301 - 303
  • [3] SUPPRESSION OF BORON PENETRATION IN PMOS BY USING BRIDE GETTERING EFFECT IN POLY-SI GATE
    LIN, YH
    LEE, CL
    LEI, TF
    CHAO, TS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1995, 34 (2B): : 752 - 756
  • [4] Anomalous B penetration through ultrathin gate oxides during rapid thermal annealing
    Fair, RB
    IEEE ELECTRON DEVICE LETTERS, 1999, 20 (09) : 466 - 469
  • [5] Boron diffusion in nitrided-oxide gate dielectrics leading to high suppression of boron penetration in P-MOSFETs
    Aoyama, T
    Ohkubo, S
    Tashiro, H
    Tada, Y
    Suzuki, K
    Horiuchi, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (3B): : 1244 - 1250
  • [6] Impact of boron penetration on gate oxide reliability and device performance in a dual gate oxide process
    Zhang, YQ
    Gan, CH
    Li, X
    Lee, J
    Vigar, D
    Sundaresan, R
    ADVANCED MICROELECTRONIC PROCESSING TECHNIQUES, 2000, 4227 : 112 - 117
  • [7] Effect of UV/photoelectron and photocatalyst cleaning on the reliability of thin gate oxides
    Yokoyama, S
    Tobimatsu, H
    Fujii, T
    Shibahara, K
    Hirose, M
    Sakamoto, K
    INSTITUTE OF ENVIRONMENTAL SCIENCES AND TECHNOLOGY, 1998 PROCEEDINGS - CONTAMINATION CONTROL, 1998, : 210 - 214
  • [8] The role of localized states in the degradation of thin gate oxides
    Bersuker, G
    Korkin, A
    Fonseca, L
    Safonov, A
    Bagatur'yants, A
    Huff, HR
    MICROELECTRONIC ENGINEERING, 2003, 69 (2-4) : 118 - 129
  • [9] New insights of boron penetration on dual gate oxide with different thickness
    Wang, CS
    Lin, DY
    Sun, SC
    Chau, ZM
    Cheng, CC
    Lin, CH
    2001 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2001, : 60 - 62
  • [10] Intrinsic dielectric breakdown of ultra-thin gate oxides
    Lombardo, S
    MICROELECTRONIC ENGINEERING, 2001, 59 (1-4) : 33 - 42