Analytical Model of Gate to Channel Capacitance for Nanoscale MOSFETs

被引:4
|
作者
Chatterjee, Arun Kumar [1 ]
Prasad, B. [2 ]
机构
[1] Thapar Inst Engn & Technol, Elect & Commun Engn Dept, Patiala, Punjab, India
[2] Kurukshetra Univ, Dept Elect Sci, Kurukshetra, Haryana, India
关键词
Charge density; Potential well; Gate to channel capacitance; Wavefunction; Drain-induced barrier lowering; TUNNELING CURRENT; SILICON MOSFETS; INVERSION; DEGRADATION;
D O I
10.1080/03772063.2018.1510746
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present an analytical model for gate to channel capacitance,CGC, in nanoscale metal oxide semiconductor field effect transistors. The model incorporates quantum mechanical effects, drain-induced barrier lowering and short channel effects. While the charge density in the channel is evaluated using two-dimensional density of states, the average separation charges from the interface are determined from the solution of Schrodinger's wave equation. We evaluate the average separation of charge carriers from the silicon-silicon dioxide interface, which facilitates the evaluation ofCGC. The calculated wavefunction gives a non-zero value at the Si-SiO(2)interface, which has a significant effect onCGCvis-a-vis the obtained value when the zero wavefunction is used. The evaluatedC(GC)is seen to be in reasonable agreement with the self-consistent results of Harelandet al. and van Dort's model.
引用
收藏
页码:608 / 616
页数:9
相关论文
共 50 条
  • [31] Two-dimensional threshold voltage model and design considerations for gate electrode work function engineered recessed channel nanoscale MOSFET: I
    Chaujar, Rishu
    Kaur, Ravneet
    Saxena, Manoj
    Gupta, Mridula
    Gupta, R. S.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2009, 24 (06)
  • [32] Dynamic performance of graded channel DG FD SOI n-MOSFETs for minimizing the gate misalignment effect
    Sharma, Rupendra Kumar
    Gupta, Ritesh
    Gupta, Mridula
    Gupta, R. S.
    MICROELECTRONICS RELIABILITY, 2009, 49 (07) : 699 - 706
  • [33] Analysis and 2D Analytical Modeling of III-V Schottky Barrier Double-Gate MOSFETs
    Schwarz, Mike
    Kloes, Alexander
    PROCEEDINGS OF THE 23RD INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2016), 2016, : 310 - 315
  • [34] Impact of Hot Carrier Aging on the Performance of Triple-Gate Junctionless MOSFETs
    Oproglidis, Theodoros A.
    Karatsori, Theano A.
    Theodorou, Christoforos G.
    Tsormpatzoglou, Andreas
    Barraud, Sylvain
    Ghibaudo, Gerard
    Dimitriadis, Charalabos A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (02) : 424 - 429
  • [35] A new compact subthreshold behavior model for dual-material surrounding gate (DMSG) MOSFETs
    Chiang, T. K.
    SOLID-STATE ELECTRONICS, 2009, 53 (05) : 490 - 496
  • [36] NBTI in Nanoscale MOSFETs-The Ultimate Modeling Benchmark
    Grasser, Tibor
    Rott, Karina
    Reisinger, Hans
    Waltl, Michael
    Schanovsky, Franz
    Kaczer, Ben
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (11) : 3586 - 3593
  • [37] Structural effects of channel cross-section on the gate capacitance of Silicon nanowire field-effect transistors
    Sato, S.
    Kakushima, K.
    Ahmet, P.
    Ohmori, K.
    Natori, K.
    Yamada, K.
    Iwai, H.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 87 - 92
  • [38] Effect of Localized Interface Charge on the Threshold Voltage of Short-Channel Undoped Symmetrical Double-Gate MOSFETs
    Ioannidis, Eleftherios G.
    Tsormpatzoglou, Andreas
    Tassis, Dimitrios H.
    Dimitriadis, Charalabos A.
    Ghibaudo, Gerard
    Jomaah, Jalal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (02) : 433 - 440
  • [39] Generalization of the Concept of Equivalent Thickness and Capacitance to Multigate MOSFETs Modeling
    Chevillon, Nicolas
    Sallese, Jean-Michel
    Lallement, Christophe
    Pregaldiny, Fabien
    Madec, Morgan
    Sedlmeir, Josef
    Aghassi, Jasmin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (01) : 60 - 71
  • [40] Analytical modelling and performance analysis of gate- and channel-engineered trapezoidal trigate MOSFET
    Tahir Shora, Aadil
    Khanday, Farooq A.
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (08) : 1107 - 1116