VLSI design for real-time signal processing based on biologically realistic neural models

被引：0
|
作者：
Tsai, RH [1 ]
Sheu, BJ [1 ]
Berger, TW [1 ]
机构：
[1] UNIV SO CALIF,DEPT ELECT ENGN,LOS ANGELES,CA 90089
来源：
ICNN - 1996 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS. 1-4 | 1996年
关键词：
D O I：
暂无
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
引用
收藏
页码：676 / 681
页数：6
相关论文
共 50 条
  • [1] Real-Time Simulation of Biologically Realistic Stochastic Neurons in VLSI
    Chen, Hsin
    Saighi, Sylvain
    Buhry, Laure
    Renaud, Sylvie
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 2010, 21 (09): : 1511 - 1517
  • [2] A VLSI Architecture for Real-time Signal FFT Based on Pipelined Processing Element
    Wang Xu
    Zhang Yan
    Wang Jiannan
    INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2011), 2011, 8285
  • [3] NEW VLSI SYSTOLIC ARRAY DESIGN FOR REAL-TIME DIGITAL SIGNAL PROCESSING.
    Lin, Haiyan
    IEEE transactions on circuits and systems, 1986, CAS-33 (06): : 673 - 676
  • [4] NEW VLSI SYSTOLIC ARRAY DESIGN FOR REAL-TIME DIGITAL SIGNAL-PROCESSING
    LIN, H
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1986, 33 (06): : 673 - 676
  • [5] pyNeurode: a real-time neural signal processing framework
    Tam, Wing-Kin
    Nolan, Matthew F.
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 1943 - 1947
  • [6] VLSI processor architecture for real-time GA processing and PE-VLSI design
    Imai, T
    Yoshikawa, M
    Terai, H
    Yamauchi, H
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 625 - 628
  • [7] Hardware System for Biologically Realistic, Plastic, and Real-time Spiking Neural Network Simulations
    Saighi, S.
    Levi, T.
    Belhadj, B.
    Malot, O.
    Tomas, J.
    2010 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS IJCNN 2010, 2010,
  • [8] Design of a Real-time Signal Processing System for LIF Sensor
    Zhao Xian-de
    Zheng Wen-gang
    Dong Da-ming
    Shen Chang-jun
    Zhang Xin
    Zhou Jian-jun
    Yan Hua
    Wu Wen-biao
    3RD INTERNATIONAL PHOTONICS AND OPTOELECTRONICS MEETINGS (POEM 2010), 2011, 276
  • [9] Design of parallel signal processing system for real-time SHD image processing
    Nomura, M
    Sawabe, T
    Fujii, T
    Ono, S
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 172 - 175
  • [10] A real-time, FPGA based, biologically plausible neural network processor
    Pearson, M
    Gilhespy, I
    Gurney, K
    Melhuish, C
    Mitchinson, B
    Nibouche, M
    Pipe, A
    ARTIFICIAL NEURAL NETWORKS: FORMAL MODELS AND THEIR APPLICATIONS - ICANN 2005, PT 2, PROCEEDINGS, 2005, 3697 : 1021 - 1026
12345