2-D analytical modeling of dual material gate fully depleted SOI MOSFET with high-k dielectric

被引:7
作者
Luan Su-Zhen [1 ]
Liu Hong-Xia [1 ]
Jia Ren-Xu [1 ]
Cai Nai-Qiong [1 ]
机构
[1] Xidian Univ, Sch Microelect, Minist Educ, Key Lab Wide Band Gap Semicond Mat & Devices, Xian 710071, Peoples R China
关键词
dual-material gate; silicon-on-insulator; threshold volatage; analytical model;
D O I
10.7498/aps.57.3807
中图分类号
O4 [物理学];
学科分类号
0702 ;
摘要
A 2-D analytical model for the surface potential and threshold voltage in fully depleted dual-material gate ( DMG) SOI MOSFETs with high-k dielectric is developed to investigate the short-channel effects(SCEs). Our model takes into account the effects of the length of the gate metals and their work functions, the applied drain biase, and the gate dielectric constant. We demonstrate that the surface potential in the channel region exhibits a stepped potential variation by the gate near the drain, resulting in suppressed SCEs. With dielectric constants increasing, this novel device shows inverse SCEs. The derived analytical models are in good agreement with the resafts of the two-dimensional device simulator ISE.
引用
收藏
页码:3807 / 3812
页数:6
相关论文
共 10 条
[1]   Analytical threshold voltage model for ultrathin SOI MOSFET's including short-channel and floating-body effects [J].
Adan, AO ;
Higashi, K ;
Fukushima, Y .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (04) :729-737
[2]   Controlling short-channel effects in deep-submicron SOI MOSFETs for improved reliability: A review [J].
Chaudhry, A ;
Kumar, MJ .
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2004, 4 (01) :99-109
[3]  
COLINGE JP, 1993, SILICON ON INSULATOR, P5
[4]  
HU C, 1998, IEEE INT SOI C P, P1
[5]   Two-dimensional analytical threshold voltage model of nanoscale fully depleted SOI MOSFET with electrically induced S/D extensions [J].
Kumar, MJ ;
Orouji, AA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (07) :1568-1575
[6]   Threshold voltage model for MOSFETs with high-K gate dielectrics [J].
Liu, XY ;
Kang, JF ;
Sun, L ;
Han, RQ ;
Wang, YY .
IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) :270-272
[7]   Dual-material gate (DMG) field effect transistor [J].
Long, W ;
Ou, HJ ;
Kuo, JM ;
Chin, KK .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (05) :865-870
[8]   Design considerations for novel device architecture: hetero-material double-gate (HEM-DG) MOSFET with sub-100 nm gate length [J].
Saxena, M ;
Haldar, S ;
Gupta, M ;
Gupta, RS .
SOLID-STATE ELECTRONICS, 2004, 48 (07) :1169-1174
[9]  
SHANHIDI G, 1999, INT SOI C, P1
[10]   Nanoscale FD/SOI CMOS: Thick or thin BOX? [J].
Trivedi, VP ;
Fossum, JG .
IEEE ELECTRON DEVICE LETTERS, 2005, 26 (01) :26-28