A Cascade Point of Load DC-DC Converter With a Novel Phase Shifted Switched Capacitor Converter Output Stage

被引：16

作者：

Challa, Sutej Reddy ^{[1
]}

Kastha, Debaprasad ^{[1
]}

Patra, Amit ^{[1
]}

机构：

[1] Indian Inst Technol, Dept Elect Engn, Kharagpur 721302, W Bengal, India

来源：

IEEE TRANSACTIONS ON POWER ELECTRONICS | 2016年 / 31卷 / 01期

关键词：

DC-DC power conversion; dynamic modeling; point of load; state feedback two-stage; switched capacitor; NONISOLATED FULL-BRIDGE; BUCK CONVERTER; VOLTAGE REGULATOR; HIGH-FREQUENCY; VRM; INDUCTOR;

D O I：

10.1109/TPEL.2015.2398574

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the analysis, design, modeling and control of a cascaded two-stage step-down dc-dc converter with a conventional synchronous buck converter in the first stage and a new phase shifted switched capacitor (PSSC) buck converter in the second stage. Higher efficiency and higher power density compared to the conventional multiphase buck converter are the prominent features of the proposed architecture which make it suitable as a point of load converter, widely used in powering computing, communication and networking equipment. The first stage buck converter is operated at high switching frequency with extended duty ratio and is designed for high efficiency. The second stage PSSC converter with low input voltage attains high efficiency when operated at a fixed conversion ratio with low switching frequency and a simple constant current charging technique. A laboratory prototype converter achieved a peak efficiency of 86.8% at 30-A load current while operating at 12-V input voltage and 1.3-V output voltage. The capacitor-based output power stage drastically reduces the number of inductors compared to the multiphase buck converter. A low frequency small signal model of the converter and a state feedback controller for the output voltage are developed analytically. The closed-loop transient performance of the converter using this state feedback controller is also verified experimentally.

引用

页码：353 / 368

页数：16

共 37 条

[1]

Ahsanuzzaman SM, 2013, APPL POWER ELECT CO, P1473, DOI 10.1109/APEC.2013.6520492

[2]

Andersen TM, 2013, APPL POWER ELECT CO, P692, DOI 10.1109/APEC.2013.6520285

[3]

[Anonymous], 2012, CSD97370Q5M SYNCHR B

[4]

[Anonymous], 2006, POW EL SPEC C 2006 P

[5]

Arntzen B, 1996, IEEE POWER ELECTRON, P414, DOI 10.1109/PESC.1996.548613

[6]

Brush L, 2004, APPL POWER ELECT CO, P342

[7]

Chalise S., 2014, 11th IEEE/IAS International Conference on Industry Applications (INDUSCON), P1, DOI [10.1109/INDUSCON.2014.7059452, DOI 10.1109/INDUSCON.2014.7059452]

[8] A 233-MHz 80%-87% elfficient four-phase DC-DC converter utilizing air-core inductors on package [J].

Hazucha, P ;

Schrom, G ;

Hahn, J ;

Bloechel, BA ;

Hack, P ;

Dermer, GE ;

Narendra, S ;

Gardner, D ;

Karnik, T ;

De, V ;

Borkar, S .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (04) :838-845

[9]

MAKOWSKI MS, 1995, IEEE POWER ELECTRON, P1215, DOI 10.1109/PESC.1995.474969

[10] A 1.65 W Fully Integrated 90 nm Bulk CMOS Capacitive DC-DC Converter With Intrinsic Charge Recycling [J].

Meyvaert, Hans ;

Van Breussegem, Tom ;

Steyaert, Michiel .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2013, 28 (09) :4327-4334

← 1 2 3 4 →