Selective harmonic elimination pulse-width modulation seven-level cascaded H-bridge converter with optimised DC voltage levels

被引:25
作者
Dahidah, M. S. A. [1 ]
Konstantinou, G. S. [2 ]
Agelidis, V. G. [2 ]
机构
[1] Univ Nottingham, Dept Elect & Elect Engn, Jalan Broga 43500, Selangor, Malaysia
[2] Univ New S Wales, Sch Elect Engn & Telecommun, Sydney, NSW 2052, Australia
关键词
MULTILEVEL CONVERTER; WAVE-FORMS; FORMULATION; INVERTERS;
D O I
10.1049/iet-pel.2011.0463
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This study presents a novel formulation of multilevel selective harmonic elimination pulse width modulation (MSHE-PWM) technique with optimised DC voltage levels suitable for high-power voltage source converter-based applications. The study reformulates the problem in a way in which the levels of the DC voltage sources are made variables within certain constraints. Therefore the degrees of freedom for specifying the cost function are increased when compared to the existing family of selective harmonic elimination-based multilevel control for the same physical structure. Moreover, with the proposed approach, the solution of the switching angles can be sought for the entire range of the modulation index without affecting the number of harmonics being eliminated or the number of the output voltage levels. The effectiveness of the proposed method is investigated with various waveforms. The theoretical and simulation findings are validated through experimental results.
引用
收藏
页码:852 / 862
页数:11
相关论文
共 29 条
[11]   Single-carrier sinusoidal PWM-equivalent selective harmonic elimination for a five-level voltage source converter [J].
Dahidah, Mohamed S. A. ;
Agelidis, Vassilios G. .
ELECTRIC POWER SYSTEMS RESEARCH, 2008, 78 (11) :1826-1836
[12]   Selective harmonic elimination PWM control for cascaded multilevel voltage source converters: A generalized formula [J].
Dahidah, Mohamed S. A. ;
Agelidis, Vassilios G. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (04) :1620-1630
[13]   On abolishing symmetry requirements in the formulation of a five-level selective harmonic elimination pulse-width modulation technique [J].
Dahidah, Mohamed. S. A. ;
Agelidis, Vassilios G. ;
Rao, Machavararn V. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (06) :1833-1837
[14]   Half-wave symmetry selective harmonic elimination method for multilevel voltage source inverters [J].
Fei, W. ;
Wu, B. ;
Huang, Y. .
IET POWER ELECTRONICS, 2011, 4 (03) :342-351
[15]   A Generalized Half-Wave Symmetry SHE-PWM Formulation for Multilevel Voltage Inverters [J].
Fei, Wanmin ;
Du, Xiaoli ;
Wu, Bin .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (09) :3030-3038
[16]   A Generalized Formulation of Quarter-Wave Symmetry SHE-PWM Problems for Multilevel Inverters [J].
Fei, Wanmin ;
Ruan, Xinbo ;
Wu, Bin .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (07) :1758-1766
[17]   Harmonic Minimization in Multilevel Inverters Using Modified Species-Based Particle Swarm Optimization [J].
Hagh, Mehrdad Tarafdar ;
Taghizadeh, Hassan ;
Razi, Kaveh .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (10) :2259-2267
[18]   Solution trajectories for selective harmonic elimination pulse-width modulation for seven-level waveforms: analysis and implementation [J].
Konstantinou, G. S. ;
Dahidah, M. S. A. ;
Agelidis, V. G. .
IET POWER ELECTRONICS, 2012, 5 (01) :22-30
[19]  
Konstantinou Georgios S., 2010, 2010 IEEE International Conference on Industrial Technology (ICIT 2010), P696, DOI 10.1109/ICIT.2010.5472718
[20]   Recent Advances and Industrial Applications of Multilevel Converters [J].
Kouro, Samir ;
Malinowski, Mariusz ;
Gopakumar, K. ;
Pou, Josep ;
Franquelo, Leopoldo G. ;
Wu, Bin ;
Rodriguez, Jose ;
Perez, Marcelo A. ;
Leon, Jose I. .
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2010, 57 (08) :2553-2580