Selective harmonic elimination pulse-width modulation seven-level cascaded H-bridge converter with optimised DC voltage levels

被引：25

作者：

Dahidah, M. S. A. ^{[1
]}

Konstantinou, G. S. ^{[2
]}

Agelidis, V. G. ^{[2
]}

机构：

[1] Univ Nottingham, Dept Elect & Elect Engn, Jalan Broga 43500, Selangor, Malaysia

[2] Univ New S Wales, Sch Elect Engn & Telecommun, Sydney, NSW 2052, Australia

来源：

IET POWER ELECTRONICS | 2012年 / 5卷 / 06期

关键词：

MULTILEVEL CONVERTER; WAVE-FORMS; FORMULATION; INVERTERS;

D O I：

10.1049/iet-pel.2011.0463

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This study presents a novel formulation of multilevel selective harmonic elimination pulse width modulation (MSHE-PWM) technique with optimised DC voltage levels suitable for high-power voltage source converter-based applications. The study reformulates the problem in a way in which the levels of the DC voltage sources are made variables within certain constraints. Therefore the degrees of freedom for specifying the cost function are increased when compared to the existing family of selective harmonic elimination-based multilevel control for the same physical structure. Moreover, with the proposed approach, the solution of the switching angles can be sought for the entire range of the modulation index without affecting the number of harmonics being eliminated or the number of the output voltage levels. The effectiveness of the proposed method is investigated with various waveforms. The theoretical and simulation findings are validated through experimental results.

引用

页码：852 / 862

页数：11

共 29 条

[1] A five-level symmetrically defined selective harmonic elimination PWM strategy: Analysis and experimental validation [J].

Agelidis, Vassilios G. ;

Balouktsis, Anastasios I. ;

Dahidah, Mohamed S. A. .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2008, 23 (01) :19-26

[2] Multiple sets of solutions for harmonic elimination PWM bipolar waveforms: Analysis and experimental verification [J].

Agelidis, VG ;

Balouktsis, A ;

Balouktsis, I ;

Cossar, C .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2006, 21 (02) :415-421

[3] A Universal Selective Harmonic Elimination Method for High-Power Inverters [J].

Ahmadi, Damoun ;

Zou, Ke ;

Li, Cong ;

Huang, Yi ;

Wang, Jin .

IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (10) :2743-2752

[4] The use of power sums to solve the harmonic elimination equations for multilevel converters [J].

Chiasson, JN ;

Tolbert, LM ;

Du, Z ;

McKenzie, KJ .

EPE JOURNAL, 2005, 15 (01) :19-27

[5] Elimination of harmonics in a multilevel converter using the theory of symmetric polynomials and resultants [J].

Chiasson, JN ;

Tolbert, LM ;

McKenzie, KJ ;

Du, Z .

IEEE TRANSACTIONS ON CONTROL SYSTEMS TECHNOLOGY, 2005, 13 (02) :216-223

[6] Review of multilevel voltage source inverter topologies and control schemes [J].

Colak, Ilhami ;

Kabalci, Ersan ;

Bayindir, Ramazan .

ENERGY CONVERSION AND MANAGEMENT, 2011, 52 (02) :1114-1128

[7]

Dahidah Mohamed, 2009, 2009 4th IEEE Conference on Industrial Electronics and Applications, P3351, DOI 10.1109/ICIEA.2009.5138824

[8]

Dahidah M. S. A., 2010, 2010 IEEE Symposium on Industrial Electronics and Applications (ISIEA 2010), P143, DOI 10.1109/ISIEA.2010.5679479

[9] On comparing the symmetrical and non-symmetrical selective harmonic elimination pulse-width modulation technique for two-level three-phase voltage source converters [J].

Dahidah, M. S. A. ;

Konstantinou, G. ;

Flourentzou, N. ;

Agelidis, V. G. .

IET POWER ELECTRONICS, 2010, 3 (06) :829-842

[10]

Dahidah M. S. A., 2005, Sixth International Conference on Power Electronics and Drive Systems (IEEE Cat. No.05TH8824C), P1205

← 1 2 3 →